鈥?/div>
DESCRIPTION:
This 20-bit flip-flop is built using advanced dual metal CMOS technol-
ogy. The 20 flip-flops of the ALVCH162721 are edge-triggered D-type
flip-flops with qualified clock storage. On the positive transition of the
clock (CLK) input, the device provides true data at the Q outputs if the
clock-enable (CLKEN) input is low. If CLKEN is high, no data is stored.
A buffered output-enable (OE) input places the 20 outputs in either a
normal logic state (high or low) or a high-impedance state. In the high-
impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the
capability to drive bus lines without need for interface or pullup compo-
nents. OE does not affect the internal operation of the flip-flops. Old data
can be retained or new data can be entered while the outputs are in the
high-impedance state.
The ALVCH162721 has series resistors in the device output structure
which will significantly reduce line noise when used with light loads. This
driver has been designed to drive 鹵12mA at the designated threshold
levels.
The ALVCH162721 has 鈥渂us-hold鈥?which retains the inputs鈥?last state
whenever the input goes to a high impedance. This prevents floating
inputs and eliminates the need for pull-up/down resistor.
APPLICATIONS:
鈥?/div>
3.3V High Speed Systems
鈥?/div>
3.3V and lower voltage computing systems
Functional Block Diagram
1
OE
CLK
56
CLKEN
29
CE
C1
2
Q
1
D
1
55
1D
To 19 Other Channels
EXTENDED COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
MARCH 1999
DSC-4566/-
next