音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

SI5319 Datasheet

  • SI5319

  • Silicon Laboratories [ANY-RATE PRECISION CLOCK MULTIPLIER/J...

  • SILABS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

P
R E L I M I N A R Y
D
A TA
S
H E E T
Si5319
A
NY
-R
A TE
P
R E C I S I O N
C
L O C K
M
U L T I P L I E R
/J
I T T E R
A
T T E N U A T O R
Description
The Si5319 is a jitter-attenuating precision M/N clock
multiplier for applications requiring sub 1 ps jitter
performance. The Si5319 accepts one clock input ranging
from 2 kHz to 710 MHz and generates one clock output
ranging from 2 kHz to 945 MHz and select frequencies to
1.4 GHz. The Si5319 can also use its crystal oscillator as a
clock source for frequency synthesis. The device provides
virtually any frequency translation combination across this
operating range. The Si5319 input clock frequency and clock
multiplication ratio are programmable through an I
2
C or SPI
interface. The Si5319 is based on Silicon Laboratories' 3rd-
generation DSPLL
廬
technology, which provides any-rate
frequency synthesis and jitter attenuation in a highly
integrated PLL solution that eliminates the need for external
VCXO and loop filter components. The DSPLL loop
bandwidth is digitally programmable, providing jitter
performance optimization at the application level. Operating
from a single 1.8, 2.5, or 3.3 V supply, the Si5319 is ideal for
providing clock multiplication and jitter attenuation in high
performance timing applications.
Features
Generates any frequency from 2 kHz to 945 MHz
and select frequencies to 1.4 GHz from an input
frequency of 2 kHz to 710 MHz
Ultra-low jitter clock outputs with jitter generation as
low as 0.3 ps rms (50 kHz鈥?0 MHz)
Integrated loop filter with selectable loop bandwidth
(60 Hz to 8.4 kHz)
Meets OC-192 GR-253-CORE jitter specifications
Clock or crystal input with manual clock selection
Clock output selectable signal format
(LVPECL, LVDS, CML, CMOS)
Support for ITU G.709 and custom FEC ratios
(255/238, 255/237, 255/236)
Supports various frequency translations for
Synchronous Ethernet
LOL, LOS alarm outputs
I
2
C or SPI programmable
On-chip voltage regulator for 1.8 V 鹵5%, 2.5 or
3.3 V 鹵10% operation
Small size: 6 x 6 mm 36-lead QFN
Pb-free, ROHS compliant
Applications
SONET/SDH OC-48/STM-16 and OC-192/STM-64
line cards
GbE/10GbE, 1/2/4/8/10GFC line cards
ITU G.709 and custom FEC line cards
Optical modules
Wireless basestations
Data converter clocking
xDSL
Synchronous Ethernet
Test and measurement
Discrete PLL replacement
Broadcast video
Xtal or Refclock
XO
梅 NC1_LS
梅 N32
CKIN
梅 N31
梅 N2
CKOUT
DSPLL
廬
N1_HS
Loss of Signal
Loss of Lock
Signal Detect
Control
VDD (1.8, 2.5, or 3.3 V)
GND
I
2
C/SPI Port
Device Interrupt
Rate Select
Xtal/Clock Select
Preliminary Rev. 0.3 1/08
Copyright 漏 2008 by Silicon Laboratories
Si5319
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

SI5319相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！