MT8941BPR1 Datasheet

IC型號：
MT8941BPR1
PDF描述：
Advanced T1/CEPT Digital Trunk PLL
文件大小：
493.05KB
PDF頁數(shù)：
27頁
芯片廠家：
ZARLINK

閱覽下載糾錯 0

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

MT8941B

Advanced T1/CEPT Digital Trunk PLL

Data Sheet

Features

鈥?/div>

Provides T1 clock at 1.544 MHz locked to an 8

kHz reference clock (frame pulse)

Provides CEPT clock at 2.048 MHz and ST-BUS

clock and timing signals locked to an internal or

external 8 kHz reference clock

Typical inherent output jitter (unfiltered)= 0.07 UI

peak-to-peak

Typical jitter attenuation at: 10 Hz=23 dB,100

Hz=43 dB, 5 to 40 kHz

鈮?/div>

64 dB

Jitter-free 鈥淔REE-RUN鈥?mode

Uncommitted two-input NAND gate

Low power CMOS technology

Ordering Information

MT8941BE

24 Pin PDIP

Tubes

MT8941BP

28 Pin PLCC

Tubes

MT8941BPR 28 Pin PLCC

Tape & Reel

MT8941BP1 28 Pin PLCC* Tubes

MT8941BPR1 28 Pin PLCC* Tape & Reel

*Pb Free Matte Tin

February 2005

鈥?/div>

-40擄C to +85擄C

Description

The MT8941B is a dual digital phase-locked loop

providing the timing and synchronization signals for the

T1 or CEPT transmission links and the ST-BUS. The

first PLL provides the T1 clock (1.544 MHz)

synchronized to the input frame pulse at 8 kHz. The

timing signals for the CEPT transmission link and the

ST-BUS are provided by the second PLL locked to an

internal or an external 8 kHz frame pulse signal.

The MT8941B offers improved jitter performance over

the MT8940. The two devices also have some

functional differences, which are listed in the section on

鈥淒ifferences between MT8941B and MT8940鈥?

Applications

鈥?/div>

Synchronization and timing control for T1

and CEPT digital trunk transmission links

ST- BUS clock and frame pulse source

F0i

DPLL #1

C12i

2:1 MUX

Variable

Clock

Control

CVb

ENCV

MS0

MS1

MS2

MS3

C8Kb

Mode

Selection

Logic

Frame Pulse

Control

Input

Selector

4.096 MHz

Clock

Control

DPLL #2

F0b

C4b

C4o

ENC4o

C2o

ENC2o

C16i

Clock

Generator

2.048 MHz

Clock

Control

RST

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

型號

版本

描述

廠商

下載
MT8920

英文版

ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit

MITEL

MT8920
MT8920

英文版

ISO-CMOS ST-BUS⑩ FAMILY ST-BUS Parallel Access Circuit

MITEL [Mit...

MT8920
MT8924

英文版

PCM Conference Circuit (PCC) Preliminary Information

MITEL

MT8924
MT8924

英文版

PCM Conference Circuit (PCC) Preliminary Information

MITEL [Mit...

MT8924
MT8926

英文版

ISO-CMOS ST-BUS⑩ FAMILY T1 Performance Monitoring Adjunct C...

MITEL

MT8926
MT8926

英文版

ISO-CMOS ST-BUS⑩ FAMILY T1 Performance Monitoring Adjunct C...

MITEL [Mit...

MT8926
MT8930

英文版

CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Pr...

MITEL

MT8930
MT8930

英文版

CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit Pr...

MITEL [Mit...

MT8930
MT8940

英文版

ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL

MITEL

MT8940
MT8940

英文版

ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL

MITEL [Mit...

MT8940
MT8941

英文版

Advanced T1/CEPT Digital Trunk PLL

MT8941
MT8941

英文版

CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL

MITEL

MT8941
MT8941

英文版

Advanced T1/CEPT Digital Trunk PLL

ZARLINK [Z...

MT8941
MT8941

英文版

CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL

MITEL [Mit...

MT8941
MT8950

英文版

ISO-CMOS ST-BUS⑩ FAMILY Data Codec

MITEL

MT8950
MT8950

英文版

ISO-CMOS ST-BUS⑩ FAMILY Data Codec

MITEL [Mit...

MT8950
MT8952

英文版

ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller

MITEL

MT8952
MT8952

英文版

ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller

MITEL [Mit...

MT8952
MT8960

英文版

Integrated PCM Filter Codec

MITEL

MT8960
MT8960

英文版

Integrated PCM Filter Codec

MT8960

MT8941BPR1 Datasheet

PDF預覽

MT8941BPR1相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

MT8941BPR1 Datasheet

PDF預覽

MT8941BPR1相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

建議反饋

PDF糾錯X