MM54HC4017 MM74HC4017 Decade Counter Divider with 10 Decoded Outputs
January 1988
MM54HC4017 MM74HC4017
Decade Counter Divider with 10 Decoded Outputs
General Description
The MM54HC4017 MM74HC4017 is a 5-stage Johnson
counter with 10 decoded outputs that utilizes advanced sili-
con-gate CMOS technology Each of the decoded outputs is
normally low and sequentially goes high on the low to high
transition of the clock input Each output stays high for one
clock period of the 10 clock period cycle The CARRY out-
put transitions low to high after OUTPUT 9 goes low and
can be used in conjunction with the CLOCK ENABLE to
cascade several stages The CLOCK ENABLE input dis-
ables counting when in the high state A RESET input is
also provided which when taken high sets all the decoded
outputs low except output 0
The MM54HC4017 MM74HC4017 is functionally and pinout
equivalent to the CD4017BM CD4017BC It can drive
up to 10 low power Schottky equivalent loads All inputs are
protected from damage due to static discharge by diodes
from V
CC
and ground
Features
Y
Y
Y
Y
Y
Wide power supply range 2 鈥?6V
Typical operating frequency 30 MHz
Fanout of 10 LS-TTL loads
Low quiescent current 80
mA
(74HC Series)
Low input current 1 0
mA
Connection Diagram
Dual-In-Line and Flat Package
TL F 5351 鈥?1
Order Number MM54HC4017 or MM74HC4017
C
1995 National Semiconductor Corporation
TL F 5351
RRD-B30M105 Printed in U S A