鈥?/div>
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
V
CC
= 3.3V 鹵 0.3V, Normal Range
V
CC
= 2.7V to 3.6V, Extended Range
V
CC
= 2.5V 鹵 0.2V
CMOS power levels (0.4碌 W typ. static)
Rail-to-Rail output swing for increased noise margin
Available in SOIC, SSOP and TSSOP packages
DESCRIPTION:
This quadruple 2-input positive-NAND gate is built using advanced dual
metal CMOS technology. The ALVC00 performs the Boolean function
Y = A 鈥?B or Y =
A
+
B
in positive logic.
The ALVC00 has been designed with a 鹵24mA output driver. This driver
is capable of driving a moderate to heavy load while maintaining speed
performance.
APPLICATIONS:
鈥?/div>
3.3V High Speed Systems
鈥?/div>
3.3V and lower voltage computing systems
Drive Features for ALVC00:
鈥?High Output Drivers: 鹵24mA
鈥?Suitable for heavy loads
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
1
A
1
2
3
4
5
6
7
14
13
12
SO14-1
SO14-2 11
SO14-3
10
9
8
V
CC
4
B
4
A
4
Y
3
B
3
A
3
Y
A
Y
B
1
B
1
Y
2
A
2
B
2
Y
GND
SOIC/ SSOP/ TSSOP
TOP VIEW
PIN DESCRIPTION
Pin Names
xA, xB
xY
Description
Data Inputs
Data Outputs
FUNCTION TABLE
Inputs
xA
H
L
X
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don鈥檛 Care
(each gate)(1)
Output
xY
L
H
H
xB
H
X
L
INDUSTRIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
SEPTEMBER 2000
DSC-4632/-
next