HIGH-SPEED 3.3V
64K x 9 DUAL-PORT
STATIC RAM
.eatures
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
鈥?Commercial: 15/20ns (max.)
鈥?Industrial: 20ns (max.)
Low-power operation
鈥?IDT70V18L
Active: 440mW (typ.)
Standby: 660碌W (typ.)
Dual chip enables allow for depth expansion without
external logic
IDT70V18 easily expands data bus width to 18 bits or
more using the Master/Slave select when cascading more
than one device
x
x
x
x
PRELIMINARY
IDT70V18L
x
x
x
x
x
x
x
x
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
LVTTL-compatible, single 3.3V (鹵0.3V) power supply
Available in a 100-pin TQFP
Industrial temperature range (鈥?0擄C to +85擄C) is available
for selected speeds
x
.unctional Block Diagram
R/W
L
CE
0L
CE
1L
OE
L
R/W
R
CE
0R
CE
1R
OE
R
I/O
0-8L
I/O
Control
(1,2)
I/O
Control
I/O
0-8R
BUSY
L
BUSY
R
64Kx9
MEMORY
ARRAY
70V18
16
16
(1,2)
A
15L
A
0L
Address
Decoder
Address
Decoder
A
15R
A
0R
CE
0L
CE
1L
OE
L
R/W
L
SEM
L
(2)
INT
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
0R
CE
1R
OE
R
R/W
R
SEM
R
(2)
INT
R
4854 drw 01
(1)
M/S
NOTES:
1.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
2.
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
JANUARY 2002
DSC-4854/3
1
漏2002 Integrated Device Technology, Inc.