鈥?/div>
Eight skew-free, high drive CPU clock outputs
Up to 100 MHz output at 5V
鹵250ps skew between CPU and 2XCPU outputs
Outputs can drive up to 30pf load
50mA output drivers
Typical 50/50 duty cycle
Compatible with 486 and Pentium CPUs
Glitch-free start and stop clock option
Optional power-down mode supports Energy Star
(鈥済reen鈥? PCs
On-chip loop filter components
Low power, high speed 0.8碌CMOS technology
24-pin PDIP or SOIC package
Functionality
Clock
BUSCLK
FDCLK
14.318
CPUCLK
2XCPUCLK
ICS9158-01 (MHz)
16
24
14.318
4,8,30,20,25,33.3,40, or 50
8,16,60,40,50,66.6,80, or 100
Block Diagram
9158-01 Rev B 05/30/97
ICS reserves the right to make changes in the device data identified in this publication
without further notice. ICS advises its customers to obtain the latest version of all
device data to verify that any information being relied upon by the customer is current
and accurate.