音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IBM13M16734JCB-75AT Datasheet

  • IBM13M16734JCB-75AT

  • x72 SDRAM Module

  • 22頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

.
IBM13M16734JCB
16M x 72 One-Bank Registered / Buffered SDRAM Module
Features
鈥?168-Pin Registered 8-Byte Dual In-Line Memory
Module
鈥?16Mx72 Synchronous DRAM DIMM
鈥?Performance:
DIMM CAS Latency
f
CK
Clock Frequency
t
CK
t
AC
Clock Cycle
Clock Access Time
-75A Reg.
4
133
7.5
5.65
Units
MHz
ns
ns
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Intended for 133MHz applications
Inputs and outputs are LVTTL (3.3V) compatible
Single 3.3V
鹵
0.3V Power Supply
Single Pulsed RAS interface
SDRAMs have four internal banks
Module has one physical bank
Fully Synchronous to positive Clock Edge
鈥?Programmable Operation:
- DIMM CAS Latency:4 (Registered mode)
- Burst Type: Sequential or Interleave
- Burst Length: 1, 2, 4, 8, Full-Page
- Operation: Burst Read and Write
or Multiple Burst Read with Single Write
鈥?Data Mask for Byte Read/Write control
鈥?Auto Refresh (CBR) and Self Refresh
鈥?Automatic and controlled Precharge Commands
鈥?Suspend Mode and Power Down Mode
鈥?12/10/2 Addressing (Row/Column/Bank)
鈥?4096 refresh cycles distributed across 64ms
鈥?Card size: 5.25" x 1.5" x 0.157"
鈥?Gold contacts
鈥?SDRAM
S
in TSOP - Type II Package
鈥?Serial Presence Detect with Write protect feature
Description
IBM13M16734JCB is a registered 168-Pin Synchro-
nous DRAM Dual In-Line Memory Module (DIMM)
organized as a 16Mx72 high-speed memory array.
The DIMM uses nine 16Mx8 SDRAMs in 400 mil
TSOP packages. The DIMM achieves high-speed
data-transfer rates of 133MHz by employing a
prefetch/pipeline hybrid architecture that synchro-
nizes the output data to a system clock.
The DIMM is intended for use in applications oper-
ating at 133MHz memory bus speed. All control and
address signals are re-driven through registers/buff-
ers to the SDRAM devices. Operating in registered
mode (REGE pin tied high), the control/address
input signals are latched in the register on one rising
clock edge and sent to the SDRAM devices on the
following rising clock edge (data access is delayed
by one clock).
A phase-lock loop (PLL) on the DIMM is used to re-
drive the clock signals to the SDRAM devices to
minimize system clock loading. (CK0 is connected
to the PLL, and CK1, CK2, and CK3 are terminated
on the DIMM.) A single clock enable (CKE0) con-
trols all devices on the DIMM, enabling the use of
SDRAM power-down modes.
Prior to any access operation, the device CAS
latency and burst type/length/operation type must
be programmed into the DIMM by address inputs
A0-A9, I/O addresses BA0 and BA1 using the mode
register set cycle. The DIMM CAS latency, when
operated in Registered mode, is one clock later than
the device CAS latency due to the address and con-
trol signals being clocked to the SDRAM devices.
The DIMM uses serial presence detects imple-
mented via a serial EEPROM using the two-pin IIC
protocol. The first 128 bytes of serial PD data are
programmed and locked by the DIMM manufac-
turer. The last 128 bytes are available to the cus-
tomer and may be write protected by providing a
high level to pin 81 on the DIMM. An on-board pull-
down resistor keeps this in the write-enable mode.
All IBM 168-pin DIMMs provide a high-performance,
flexible 8-byte interface in a 5.25" long space-saving
footprint.
06K7739.H03380
4/00
漏IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 22

IBM13M16734JCB-75AT相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！