音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

DS2188 Datasheet

  • DS2188

  • T1/CEPT Jitter Attenuator

  • 152.25KB

  • 11頁(yè)

  • DALLAS   DALLAS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

DS2188
T1/CEPT Jitter Attenuator
www.dalsemi.com
FEATURES
摟
摟
摟
摟
摟
摟
摟
摟
Attenuates clock and data jitter present in T1
or CEPT lines
Meets the jitter attenuation templates
outlined in TR62411, TR-TSY-000170,
G.735, and G.742
Only one external component required; either
a 6.176 MHz (T1) or 8.192 MHz (CEPT)
crystal
Selectable buffer size of 128 or 32 bits
Jitter attenuation is easily disabled
Single +5V supply; low-power CMOS
technology
Available in 16-pin DIP and 16-pin SOIC
(DS2188S)
Companion to the DS2186 Transmit Line
and DS2187 Receive Line Interface
PIN ASSIGNMENT
DJA
RPOS
RNEG
RCLK
BDS
TEST
XTAL OUT
VSS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
RRPOS
RRNEG
RRCLK
RST
BL
XTAL2
XTAL1
16-Pin DIP/SOIC
DESCRIPTION
The DS2188 T1/CEPT Jitter Attenuator Chip contains a 128 X 2-bit buffer which, in conjunction with an
external 4X crystal, is used to attenuate the incoming jitter present in clock and data. The device meets all
of the latest applicable specifications including those outlined in TR 62411 (Accunet* T1.5 Service
Description and Interface Specifications, December 1990), TR-TSY-000170 (Digital Cross-Connect
System Requirements and Objectives, November 1985), and the CCITT Recommendations G.735 and
G.742. The DS2188 is compatible with the DS2180A T1/ISDN Primary Rate Transceiver and DS2181A
CEPT Transceiver and is the companion to the DS2187 T1/CEPT Receive Line Interface and DS2186
T1/CEPT Transmit Line Interface. It can also be used in conjunction with the DS2190 T1 Network
Interface Unit.
OVERVIEW
The RCLK input is fed to a 128 x 2-bit FIFO where it drives the write pointer for the positive (RPOS) and
negative (RNEG) data. The read pointer of the FIFO and RRCLK is generated by dividing the frequency
of the crystal connected to XTAL1 and XTAL2 by four. The frequency of the crystal is adjusted by a
DPLL to the long-term average frequency of RCLK. As long as the jitter present at RCLK is less than
120 unit intervals peak-to-peak (UIpp), then the FIFO buffer will be able to absorb the incoming jitter and
it will be attenuated in accordance with TR 62411 (December 1990). In this situation, the BL (Buffer
Limit) pin will remain low. Figures 1 and 2 illustrate the DS2188 Jitter Attenuator performance.
1 of 11
092299

DS2188 產(chǎn)品屬性

  • Maxim Integrated Products

  • T1/CEPT Jitter Attenuator

  • PDIP-16 Narrow

  • 5.5 V

  • 4.5 V

  • 7 mA

  • + 70 C

  • 0 C

  • Through Hole

  • 5 V

  • Analog

DS2188相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù)：
賣(mài)家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！