鈥?/div>
Clock enable for operation hold
Multiple chip enables for easy expansion
2.5V core power supply
Self-timed write cycles
Interleaved or linear burst modes
Snooze mode for standby operation
Logic block diagram
A[19:0]
20
D
Address
register
burst logic
Q
20
CLK
CE0
CE1
CE2
R/W
BWa
BWb
ADV / LD
LBO
ZZ
D
Q
20
Write delay
addr. registers
CLK
Control
logic
CLK
Write Buffer
CLK
1M x 18
SRAM
array
DQ [a,b]
18
D
Data
Q
input
register
CLK
18
18
18
18
CLK
CEN
CLK
OE
Output
register
18
OE
DQ [a,b]
Selection guide
-166
Minimum cycle time
Maximum clock frequency
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
12/23/04, v.2.2
-133
7.5
133
3.8
270
75
40
Units
ns
MHz
ns
mA
mA
mA
P. 1 of 18
6
166
3.5
290
85
40
Alliance Semiconductor
Copyright 漏 Alliance Semiconductor. All rights reserved.