音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

89HPES12T3G2ZABCG Datasheet

  • 89HPES12T3G2ZABCG

  • 12-Lane 3-Port Gen2 PCI Express Switch

  • 31頁(yè)

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

12-Lane 3-Port
Gen2 PCI Express廬 Switch
廬
89HPES12T3G2
Data Sheet
Advance Information*
Device Overview
The 89HPES12T3G2 is a member of IDT鈥檚 PRECISE鈩?family of PCI
Express廬 switching solutions. The PES12T3G2 is a 12-lane, 3-port
Gen2 peripheral chip that performs PCI Express Base switching with a
feature set optimized for high performance applications such as servers,
storage, and communications/networking. It provides connectivity and
switching functions between a PCI Express upstream port and two
downstream ports and supports switching between downstream ports.
High Performance PCI Express Switch
鈥?Twelve 5 Gbps Gen2 PCI Express lanes
鈥?Three switch ports
鈥?One x4 upstream port
鈥?Two x4 downstream ports
鈥?Low latency cut-through switch architecture
鈥?Support for Max Payload Size up to 2048 bytes
鈥?One virtual channel
鈥?Eight traffic classes
鈥?PCI Express Base Specification Revision 2.0 compliant
鈼?/div>
Flexible Architecture with Numerous Configuration Options
鈥?Automatic per port link width negotiation to x4, x2 or x1
鈥?Automatic lane reversal on all ports
鈥?Automatic polarity inversion
鈥?Ability to load device configuration from serial EEPROM
鈼?/div>
Features
Block Diagram
3-Port Switch Core / 12 PCI Express Lanes
Frame Buffer
Route Table
Port
Arbitration
Scheduler
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Multiplexer / Demultiplexer
Phy
Logical
Layer
Multiplexer / Demultiplexer
Phy
Logical
Layer
Multiplexer / Demultiplexer
Phy
Logical
Layer
SerDes
SerDes
SerDes
(Port 0)
(Port 2)
Figure 1 Internal Block Diagram
(Port 4)
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
1 of 31
漏
2007 Integrated Device Technology, Inc.
*Notice: The information in this document is subject to change without notice
September 4, 2007
DSC 6930
Advance Information
Legacy Support
鈥?PCI compatible INTx emulation
鈥?Bus locking
鈼?/div>
Highly Integrated Solution
鈥?Incorporates on-chip internal memory for packet buffering and
queueing
鈥?Integrates twelve 5 Gbps embedded SerDes with 8b/10b
encoder/decoder (no separate transceivers needed)
鈥?Receive equalization (RxEQ)
鈼?/div>
Reliability, Availability, and Serviceability (RAS) Features
鈥?Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
鈥?Supports ECRC and Advanced Error Reporting
鈥?Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
鈥?Compatible with Hot-Plug I/O expanders used on PC mother-
boards
鈥?Supports Hot-Swap
鈼?/div>
Power Management
鈥?Utilizes advanced low-power design techniques to achieve low
typical power consumption
鈥?Support PCI Express Power Management Interface specifica-
tion (PCI-PM 2.0)
鈼?/div>

89HPES12T3G2ZABCG 產(chǎn)品屬性

  • 0現(xiàn)貨

  • 停產(chǎn)

  • PRECISE?

  • 托盤

  • 停產(chǎn)

  • 開(kāi)關(guān)接口

  • PCI Express

  • 3.3V

  • 324-BGA

  • 324-CABGA（19x19）

  • 表面貼裝型

89HPES12T3G2ZABCG相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！