鈥?/div>
Independent multiple channels of echo
cancellation; from 32 channels of 64 ms to 16
channels of 128 ms with the ability to mix
channels at 128 ms or 64 ms in any combination
Independent Power Down mode for each group
of 2 channels for power management
Fully compliant to ITU-T G.165, G.168 (2000) and
(2002) specifications
Passed all AT&T voice quality tests for carrier
grade echo canceller.
Compatible to ST-BUS and GCI interface at
2 Mbps serial PCM
PCM coding,
碌/A-Law
ITU-T G.711 or sign
magnitude
Per channel Fax/Modem G.164 2100Hz or G.165
2100Hz phase reversal Tone Disable
Per channel echo canceller parameters control
Transparent data transfer and mute
Fast reconvergence on echo path changes
Fully programmable convergence speeds
Patented Advanced Non-Linear Processor with
high quality subjective performance
Protection against narrow band signal
divergence and instability in high echo
environments
Ordering Information
ZL50232/QCC
ZL50232/GDC
ZL50232QCC1
100 Pin LQFP
208 Ball LBGA
100 Pin LQFP*
Trays
Trays
Trays
November 2004
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
* Pb Free Matte Tin
-
40擄C to +85擄C
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
+9 dB to -12 dB level adjusters (3 dB steps) at all
signal ports
Offset nulling of all PCM channels
10 MHz or 20 MHz master clock operation
3.3 V pads and 1.8 V Logic core operation with
5 V tolerant inputs
IEEE-1149.1 (JTAG) Test Access Port
Applications
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Voice over IP network gateways
Voice over ATM, Frame Relay
T1/E1/J1 multichannel echo cancellation
Wireless base stations
Echo Canceller pools
DCME, satellite and multiplexer system
V
DD1 (3.3V)
V
SS
V
DD2 (1.8 V)
ODE
Echo Canceller Pool
Rin
Sin
MCLK
Fsel
PLL
Serial
to
Parallel
Group 0
ECA/ECB
Group 1
ECA/ECB
Group 2
ECA/ECB
Group 3
ECA/ECB
Parallel
to
Serial
Rout
Sout
Group 4
ECA/ECB
Group 5
ECA/ECB
Group 6
ECA/ECB
Group 7
ECA/ECB
Group 8
ECA/ECB
Group 9
ECA/ECB
Group 10
ECA/ECB
Group 11
ECA/ECB
Group 12
ECA/ECB
C4i
F0i
Timing
Unit
Group 13
ECA/ECB
Group 14
ECA/ECB
Group 15
ECA/ECB
Note:
Refer to Figure 4
for Echo Canceller
block diagram
IC0
RESET
Microprocessor Interface
Test Port
DS CS R/W A10-A0 DTA
D7-D0
IRQ TMS TDI TDO TCK TRST
Figure 1 - ZL50232 Device Overview
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.
next
ZL50232GDC相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Flexible 512 Channel DX with Enhanced DPLL
ZARLINK [Z...
-
英文版
Flexible 512 Channel DX with on-chip DPLL
ZARLINK [Z...
-
英文版
Flexible 512-ch Digital Switch
-
英文版
Flexible 512-ch Digital Switch
ZARLINK [Z...
-
英文版
Enhanced 1 K Digital Switch with Stratum 4E DPLL
-
英文版
Enhanced 1 K Digital Switch with Stratum 4E DPLL
ZARLINK [Z...
-
英文版
Enhanced 1 K Digital Switch
ZARLINK [Z...
-
英文版
1 K Digital Switch
ZARLINK [Z...
-
英文版
2 K Digital Switch with Enhanced Stratum 3 DPLL
-
英文版
2 K Digital Switch with Enhanced Stratum 3 DPLL
ZARLINK [Z...
-
英文版
Enhanced 2 K Digital Switch with Stratum 4E DPLL
-
英文版
Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZARLINK [Z...
-
英文版
Enhanced 2 K Digital Switch
ZARLINK [Z...
-
英文版
Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZARLINK [Z...
-
英文版
Enhanced 4 K Digital Switch with Stratum 4E DPLL
-
英文版
Enhanced 4 K Digital Switch with Stratum 4E DPLL
ZARLINK [Z...
-
英文版
Enhanced 4 K Digital Switch
-
英文版
Enhanced 4 K Digital Switch
ZARLINK [Z...
-
英文版
Flexible 4 K x 2 K Channel Digital Switch with H.110 Interfa...
-
英文版
Flexible 4 K x 2 K Channel Digital Switch with H.110 Interfa...
ZARLINK [Z...