音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

Z9974CA Datasheet

  • Z9974CA

  • FOURTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|52PIN|PLASTIC

  • 9頁

  • ETC

掃碼查看芯片數據手冊

上傳產品規(guī)格書

PDF預覽

Z9974
3.3V, 125MHz, Multi-Output Zero Delay Buffer
Product Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Output Frequency up to 125MHz
TM
TM
Processors
Supports Power PC , and Pentium
15 Clock Output: Frequency Configurable
Two Reference Clock Inputs for Dynamic Toggling
Output Tri-State Control
Spread Spectrum Compatible
3.3V Power Supply
Pin Compatible with MPC974
Industrial Temp. Range: -40擄C to +85擄C
52 Pin TQFP Package
Feedback Ratio Selection Table
Inputs
VCO_Sel
0
0
0
0
1
1
1
1
fselFB0
0
0
1
1
0
0
1
1
fselFB1
0
1
0
1
0
1
0
1
Outputs
QFB
VCO/8
VCO/12
VCO/16
VCO/24
VCO/16
VCO/24
VCO/32
VCO/48
Table 1
Product Description
The Z9974 is a low cost 3.3V zero delay clock driver for
high speed signal buffering and redistribution.
It provides the designer with the flexibility of selecting
various Output/Input Frequency ratios selected by fsela,
fselb, fselc, fselFB(0:1), and VCO_sel input settings.
The Z9974 integrates PLL technology for Zero delay
propagation from Input to Output. The PLL feedback is
externally available for propagation delay tuning and
divide ratio alternatives as per table 1.
The Z9974 has three banks of outputs with independent
divider stages. These dividers allow the banks to have
different frequencies as per table 2.
TCLK0 and TCLK1 one are selectable input reference
clocks and may be toggled dynamically during operation
to provide modulation and phase shifting designs.
This device includes a Master Reset signal, which
disables the outputs into Tristate (Hi-Z) mode, and reset
all internal digital circuitry (excluding the PLL).
An Output Enable, OE, input pin is available for shutting
Qa(0:4), Qb(0:4), and Qc(0:3) outputs in a low state. All
outputs are held low with input clock turned off.
Pin Configuration
Qb0
VDDb
NC
VSSc
Qc3
VDDc
QC2
VSSc
QC1
VDDc
QC0
VSSc
VCO_Sel
52 51 50 49 48 47 46 45 44 43 42 41 40
VSSA
MR#
OE
fselb
fselc
PLL_EN
fsela
TClk_Sel
TClk0
TClk1
NC
VDDI
VDDA
1
2
3
4
5
6
7
8
9
10
11
12
13
39
38
37
36
35
34
33
32
31
30
29
28
27
VSSb
QB1
VDDb
Qb2
VSSb
Qb3
VDDb
Qb4
FB_IN
VSSFB
QFB
VDDFB
NC
Z9974
14 15 16 17 18 19 20 21 22 23 24 25 26
VDDa
Qa0
VSSa
Qa1
VDDa
Qa2
fselFB1
VSSa
Qa3
VDDa
Qa4
VSSI
fselFB0
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07090 Rev. *A
06/18/2001
Page 1 of 9

Z9974CA相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    3.3V, 125-MHz, Multi-Output Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V, 125-MHz, Multi-Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    3.3V, 125-MHz, Multi-Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    3.3V, 125-MHz, Multi-Output Zero Delay Buffer
    CYPRESS
  • 英文版
    3.3V, 150MHz, Multi-Output Zero Delay Buffer
    CYPRESS [C...
  • 英文版
    MISCELLANEOUS CLOCK GENERATOR|QFP|52PIN|PLASTIC
    ETC
  • 英文版
    TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|52PIN|PLASTIC
    ETC
  • 英文版
    FOURTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|52PIN|PLASTIC
    ETC
  • 英文版
    FOURTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|52PIN|PLASTIC
  • 英文版
    3.3V, 150MHz, Multi-Output Zero Delay Buffer
    CYPRESS [C...

您可能感興趣的PDF文件資料

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經采納,將有感恩紅包奉上哦!