音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

Z90202 Datasheet

  • Z90202

  • TELEVISION CONTROLLERS

  • 2頁

  • ZILOG   ZILOG

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Z90209/203/202
Z90209/203/202
T
ELEVISION
C
ONTROLLERS
FEATURES
s
Part
Z90209
Z90203
Z90202
s
s
s
ROM
(KB)
16
16
8
RAM*
(Kbyte)
236
236
236
Speed Package
(MHz)
Type
6 124-Pin PGA
6
42-Pin SDIP
6
42-Pin SDIP
s
s
On-Screen Display (OSD) Logic Circuits
One 14-Bit and One 108-Bit Pulse Width Modulator
(PWM) Circuits
20 Input/Output Lines
Program Memory, Video RAM, and Register File
Address Spaces
Two On-Chip Counter/Timers
*General-Purpose
s
4.5V to 5.5V Operating Range
s
0擄C to +70擄C Temperature Range
Low-Power Consumption
s
GENERAL DESCRIPTION
The Z9020X Family of Digital Television Controllers are
cost-effective members of the Z8
single-chip
microcontroller family. The devices provides an ideal
performance and reliability solution for consumer and
industrial television applications.
The Z90209 is the ROMless In-Circuit Emulation (ICE )Chip
version of the Z90200 Digital Television Controller Family
used in emulators and development boards.
The device features an 8-bit internal data path controlled
by a Z8 microcontroller, On-Screen Display (OSD) logic
circuits, and Pulse Width Modulators (PWM). On-chip
peripherals include two register mapped I/O ports (Ports 2
and Port 3), interrupt control logic (one software, two
external and three internal interrupts) and a standby mode
recovery input port (Port 3, pin P30).
The OSD control circuits support ten rows by 24 columns
of characters. The character color is specified by character.
The OSD inter-row spacing is variable and can be
programmed from 0 to 15 horizontal scan lines. The OSD
is capable of displaying high resolution (14 x18 dot pattern)
characters.
A 14-bit PWM port provides enough voltage resolution for
a voltage synthesizer tuning system. Ten 8-bit PWM ports
are used for controlling audio signal levels to vary picture
levels.
Three basic address spaces, The Program Memory, Video
RAM, and Register File, support a wide range of memory
configurations.
For applications demanding powerful I/O capabilities, the
Z9020X's dedicated input and output lines are grouped
into three ports, and are configurable under software
control to provide timing, status signals, parallel I/O and an
address/data bus for interfacing to external memory.
To unburden the program from coping with the real-time
problems such as counting/timing and data communication,
the Z9020X offers two on-chip counter/timers with a large
number of user selectable modes.
Notes:
All Signals with a preceding front slash, "/", are active Low, e.g.:
B//W (WORD is active Low); /B/W (BYTE is active Low, only).
Power connections follow conventional descriptions below:
Connection
Power
Ground
Circuit
V
CC
GND
Device
V
DD
V
SS
245

Z90202相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!