音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XRT72L71IQ Datasheet

  • XRT72L71IQ

  • Telecommunication IC

  • 262.21KB

  • 33頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽


APRIL 2000
PRELIMINARY
XRT72L71
REV. P1.0.2
DS3 ATM UNI/CLEAR CHANNEL FRAMER IC
GENERAL DESCRIPTION
The XRT72L71 DS3 ATM User Network Interface
(UNI)/Clear-Channel Framer device is designed to
function as either a DS3 ATM UNI or Clear channel
framer IC. For ATM UNI applications, this device pro-
vides the ATM Physical Layer (Physical Medium De-
pendent and Transmission Convergence sub-layers)
interface for the public and private networks at DS3
rates. For Clear-Channel framer applications, this de-
vice supports the transmission and reception of 鈥渦ser
data鈥?via the DS3 payload.
The XRT72L71 DS3 UNI for ATM incorporates Receive,
Transmit, Microprocessor Interface, Performance Moni-
tor, Test and Diagnostic and Line Interface Unit Scan
Drive functional sections.
FEATURES
鈥?/div>
Compliant with UTOPIA Level 1and 2 with 8 or 16
Bit Interface Specification and supports UTOPIA
Bus operating at 25, 33 or 50 MHz
鈥?/div>
Contains on-chip 16 cell FIFO (configurable in
depths of 4, 8, 12 or 16 cells), in both the Transmit
(TxFIFO) and Receive Directions (RxFIFO)
鈥?/div>
Contains on-chip 54 byte transmit and Receive
OAM Cell Buffers for transmission, reception, and
processing of OAM Cells
鈥?/div>
Supports PLCP or ATM Direct Mapping modes
鈥?/div>
Supports M13 and C-Bit Parity Framing Formats
鈥?/div>
Supports DS3 Clear Channel Framing Applications
鈥?/div>
Includes PRBS Generator and Receiver
鈥?/div>
Supports Line, Cell, and PLCP Loop-backs
鈥?/div>
Interfaces to 8 or 16 Bit wide Motorola and Intel 碌Ps
and 碌Cs
鈥?/div>
Low power 3.3V, 5V tolerant, CMOS
鈥?/div>
Available in 160 pin PQFP Package
APPLICATIONS
鈥?/div>
Private User Network Interfaces
鈥?/div>
ATM Switches
鈥?/div>
ATM Routers and Bridges
鈥?/div>
ATM Concentrators
鈥?/div>
DS3 Frame Relay Equipment
F
IGURE
1. B
LOCK
D
IAGRAM OF THE
XRT72L71 DS3 UNI IC
A[8:0]
WR_RW
Rd_DS
CS
ALE_AS
Reset
Int
D[15:0]
Width16
MOTO/Intel
Rdy_Dtck
Microprocessor
Interface
(Programmable
Registers and
Interrupt Block)
Test and Diagnostic
Line I/F Drive and
Scan
Receiver
Transmitter
TxPOS
TxNEG
TxFrame
TxOHClk
TxLineClk
TxAISEn
TxFrameRef
TxInClk
TxOHIns
TxOH
TxOHFrame
8KRef
StuffCtl
CC_TxOHInd/TxPFrame
TxSer/TxPOH
TxPOHClk
TxCellTxed
TxGFCClk
TxGFCMSB
TxGFC
TxUClk
TxUData[15:0]
TxUPrty
TxUSoC
TxUEn
TxUClav
TxUAddr[4:0]
FEAC
Processor
Receive
DS3
Framer
Transmit
DS3
Framer
LAPD
Transceiver
RxLineClk
RxNEG
RxPOS
RLOS
RxAIS
RxOHClk
RxOH
RxSerClk
RxLOS
RxFrame
RxOOF
Transmit PLCP
Processor/
Clear Channel
Tx Serial Data
Processor
Performance
Monitor
Receive PLCP
Processor/
Clear Channel
Rx Serial Data
Processor
RxPOHFrame
RxPOHClk/RxSerClk
RxPOH/RxSer
RxPFrame/RxOHInd
RxPLOF
RxPOOF
RxCellRxed
RxGFCClk
RxGFCMSB
RxGFC
RxUClk
RxUEnB
RxUPrty
RxUData[15:0]
RxSoC
RxUClav
RxUAddr[4:0]
Transmit Cell
Processor
Receive Cell
Processor
Tx Utopia
Interface
Rx Utopia
Interface
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
鈥?/div>
(510) 668-7000
鈥?/div>
FAX (510) 668-7017
鈥?/div>
www.exar.com
Powered by ICminer.com Electronic-Library Service CopyRight 2003

XRT72L71IQ 產(chǎn)品屬性

  • XRT72L71

  • 24

  • 集成電路 (IC)

  • 接口 - 控制器

  • -

  • DS3 ATM UNI，透明通道調(diào)幀器

  • -

  • 3.3V

  • 120mA

  • -40°C ~ 85°C

  • 表面貼裝

  • 160-BQFP

  • 160-PQFP（28x28）

  • 托盤

XRT72L71IQ相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！