音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XQR1701LSO20V Datasheet

  • XQR1701LSO20V

  • QPro Series Configuration PROMs (XQ) including Radiation-Har...

  • 11頁

  • XILINX   XILINX

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

0
R
QPro Series Configuration PROMs
(XQ) including
Radiation-Hardened Series (XQR)
2
DS062 (v3.1) November 5, 2001
0
Preliminary Product Specification
Features
鈥?/div>
鈥?/div>
鈥?/div>
XQ1701L/XQR1701L
QML Certified
Configuration one-time programmable (OTP) read-only
memory designed to store configuration bitstreams of
Xilinx FPGA devices
Simple interface to the FPGA; requires only one user
I/O pin
Cascadable for storing longer or multiple bitstreams
Programmable reset polarity (active High or active
Low) for compatibility with different FPGA solutions
Supports XQ4000XL/Virtex fast configuration mode
(15.0 MHz)
Available in 44-pin ceramic LCC (M grade) package
Available in 20-pin SOIC package (XQ1701L only)
Programming support by leading programmer
manufacturers.
Design support using the Xilinx Allianc鈩?and
Foundation鈩?series software packages.
XQR1701L (only)
Fabricated on Epitaxial Silicon to improve latch
performance (parts are immune to Single Event
Latch-up)
Single Event Bit Upset immune
Total Dose tolerance in excess of 50 krad(Si)
All lots subjected to TID Lot Qualification in accordance
with method 1019 (dose rate ~9.0 rad(Si)/sec)
XQ1701L (only)
Also available under the following Standard Microcircuit
Drawing (SMD): 5962-9951401. For more information
contact hte Defense Supply Center Columbus (DSCC):
http://www.dscc.dla.mil/Programs/Smcr/
Description
The QPro鈩?series XQ1701L are Xilinx 3.3V high-density
configuration PROMs. The XQR1701L are radiation hard-
ened. These devices are manufactured on Xilinx QML certi-
fied manufacturing lines utilizing epitaxial substrates and
TID lot qualification (per method 1019).
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after the rising clock edge, data appears on the PROM
DATA output pin that is connected to the FPGA D
IN
pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. Once configured, it disables the
PROM. When the FPGA is in Slave Serial mode, the PROM
and the FPGA must both be clocked by an incoming signal.
Figure 1
shows a simplied block diagram.
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family.
For device programming, either the Xilinx Alliance or Foun-
dation series development system compiles the FPGA
design file into a standard Hex format, which is then trans-
ferred to most commercial PROM programmers.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
漏 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS062 (v3.1) November 5, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1

XQR1701LSO20V相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！