音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

XC4052XLA Datasheet

  • XC4052XLA

  • XC4000XLA/XV Field Programmable Gate Arrays

  • 141.33KB

  • 14頁(yè)

  • XILINX   XILINX

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

0
R
XC4000XLA/XV Field Programmable
Gate Arrays
0
0*
DS015 (v1.3) October 18, 1999
Product Specification
XC4000XLA/XV Family Features
Note:
XC4000XLA devices are improved versions of
XC4000XL devices. The XC4000XV devices have the
same features as XLA devices, incorporate additional inter-
connect resources and extend gate capacity to 500,000
system gates. The XC4000XV devices require a separate
2.5V power supply for internal logic but maintain 5V I/O
compatibility via a separate 3.3V I/O power supply. For
additional information about the XC4000XLA/XV device
architecture, refer to the XC4000E/X FPGA Series general
and functional descriptions.
鈥?System-featured Field-Programmable Gate Arrays
- Select-RAM
TM
memory: on-chip ultra-fast RAM with
- Synchronous write option
- Dual-port RAM option
- Flexible function generators and abundant 鏗俰p-鏗俹ps
- Dedicated high-speed carry logic
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution
networks
鈥?Flexible Array Architecture
鈥?Low-power Segmented Routing Architecture
鈥?Systems-oriented Features
- IEEE 1149.1-compatible boundary scan
- Individually programmable output slew rate
- Programmable input pull-up or pull-down resistors
- Unlimited reprogrammability
鈥?Read Back Capability
- Program veri鏗乧ation and internal node observability
Table 1: XC4000XLA Series Field Programmable Gate Arrays
*
Electrical Features
鈥?XLA Devices Require 3.0 - 3.6 V (VCC)
鈥?XV Devices Require 2.3- 2.7 V (VCCINT)
and 3.0 - 3.6 V (VCCIO)
鈥?5.0 V TTL compatible I/O
鈥?3.3 V LVTTL, LVCMOS compliant I/O
鈥?5.0 V and 3.0 V PCI Compliant I/O
鈥?12 mA or 24 mA Current Sink Capability
鈥?Safe under All Power-up Sequences
鈥?XLA Consumes 40% Less Power than XL
鈥?XV Consumes 65% Less Power than XL
鈥?Optional Input Clamping to VCC (XLA) or VCCIO (XV)
Additional Features
鈥?Footprint Compatible with XC4000XL FPGAs - Lower
cost with improved performance and lower power
鈥?Advanced Technology 鈥?5 layer metal, 0.25
碌m
CMOS
process (XV) or 0.35
碌m
CMOS process (XLA)
鈥?Highest Performance 鈥?System erformance beyond
100 MHz
鈥?High Capacity 鈥?Up to 500,000 system gates and
270,000 synchronous SRAM bits
鈥?Low Power 鈥?3.3 V/2.5 V technology plus segmented
routing architecture
鈥?Safe and Easy to Use 鈥?Interfaces to any combination
of 3.3 V and 5.0 V TTL compatible devices
6
Device
XC4013XLA
XC4020XLA
XC4028XLA
XC4036XLA
XC4044XLA
XC4052XLA
XC4062XLA
XC4085XLA
XC40110XV
XC40150XV
XC40200XV
XC40250XV
Logic
Cells
1,368
1,862
2,432
3,078
3,800
4,598
5,472
7,448
9,728
12,312
16,758
20,102
Max Logic Max. RAM
Typical
Gates
Bits
Gate Range
(No RAM) (No Logic) (Logic and RAM)*
13,000
18,432
10,000 - 30,000
20,000
28,000
36,000
44,000
52,000
62,000
85,000
110,000
150,000
200,000
250,000
25,088
32,768
41,472
51,200
61,952
73,728
100,352
131,072
165,888
225,792
270,848
13,000 - 40,000
18,000 - 50,000
22,000 - 65,000
27,000 - 80,000
33,000 - 100,000
40,000 - 130,000
55,000 - 180,000
75,000 - 235,000
100,000 - 300,000
130,000 - 400,000
180,000 - 500,000
CLB
Matrix
24 x 24
28 x 28
32 x 32
36 x 36
40 x 40
44 x 44
48 x 48
56 x 56
64 x 64
72 x 72
84 x 84
92 x 92
Total
CLBs
576
784
1,024
1,296
1,600
1,936
2,304
3,136
4,096
5,184
7,056
8,464
Number
of
Flip-Flops
1,536
2,016
2,560
3,168
3,840
4,576
5,376
7,168
9,216
11,520
15,456
18,400
Required
Max.
Con鏗乬ur-
User I/O ation Bits
192
393,632
224
256
288
320
352
384
448
448
448
448
448
521,880
668,184
832,528
1,014,928
1,215,368
1,433,864
1,924,992
2,686,136
3,373,448
4,551,056
5,433,888
*
Maximum values of gate range assume 20-30% of CLBs used as RAM
DS015 (v1.3) October 18, 1999 - Product Speci鏗乧ation
6-157

XC4052XLA相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！