鈩?/div>
Protection
2K x 8 Bit
FEATURES
鈥?5MHz Clock Rate
鈥?SPI Modes (0,0 & 1,1)
鈥?2K X 8 Bits
鈥?2 byte page mode
鈥?Low Power CMOS
鈥?lt;1碌A(chǔ) standby current
鈥?lt;5mA active current
鈥?2.5V To 5.5V Power Supply
鈥?Block Lock Protection
鈥擯rotect 1/4, 1/2 or all of E
2
PROM array
鈥?Built-In Inadvertent Write Protection
鈥擯ower-up/power-down protection circuitry
鈥擶rite enable latch
鈥擶rite protect pin
鈥?Self-Timed Write Cycle
鈥?ms write cycle time (typical)
鈥?High Reliability
鈥擡ndurance: 100,000 cycles
鈥擠ata retention: 100 Years
鈥擡SD protection: 2000V on all pins
鈥?8-Lead PDlP Package
鈥?8-Lead SOIC Package
鈥?14-Lead TSSOP Package
DESCRIPTION
The X25170 is a CMOS 16384-bit serial E2PROM,
internally organized as 2K x 8. The X25170 features a
Serial Peripheral Interface (SPI) and software protocol,
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in
(SI) and data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing
any number of devices to share the same bus.
The X25170 also features two additional inputs that
provide the end user with added 鏗俥xibility. By asserting
the HOLD input, the X25170 will ignore transitions on
its inputs, thus allowing the host to service higher prior-
ity interrupts. The WP input can be used as a hardwire
input to the X25170 (disabling all write attempts to the
status register), thus providing a mechanism for limiting
end user capability of altering 0, 1/4, 1/2 or all of the
memory.
The X25170 utilizes Xicor鈥檚 proprietary Direct Write
鈩?/div>
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
BLOCK DIAGRAM
Status
Register
Write
Protect
Logic
X Decode
Logic
16
SO
SI
SCK
CS
HOLD
Command
Decode
and
Control
Logic
2K Byte
Array
16 X 256
16
16 X 256
32
32 X 256
Write
Control
and
Timing
Logic
WP
32
8
Y Decode
Data Register
Direct Write
鈩?/div>
and Block Lock
鈩?/div>
Protection is a trademark of Xicor, Inc.
餂?/div>
Xicor, Inc. 2000 Patents Pending
9900-5004.9 5/26/00 EP
Characteristics subject to change without notice.
1 of 15
next