White Electronic Designs
16Mx64 Synchronous DRAM
FEATURES
!
High Frequency = 100, 125MHz
!
Package:
鈥?219 Plastic Ball Grid Array (PBGA), 25 x 25mm
!
Single 3.3V 鹵0.3V power supply
!
Fully Synchronous; all signals registered on positive edge
of system clock cycle
!
Internal pipelined operation; column address can be
changed every clock cycle
!
Internal banks for hiding row access/precharge
!
Programmable Burst length 1,2,4,8 or full page
!
8192 refresh cycles
!
Commercial, Industrial and Military Temperature Ranges
!
Organized as 16M x 64
鈥?User configurable as 2 x 16M x 32 and 4 x 16M x 16
!
Weight: WEDPN16M64V-XBX - 2.5 grams typical
WEDPN16M64V-XBX
GENERAL DESCRIPTION
The 128MByte (1Gb) SDRAM is a high-speed CMOS, dy-
namic random-access, memory using 4 chips containing
268,435,456 bits. Each chip is internally configured as a
quad-bank DRAM with a synchronous interface. Each of the
chip鈥檚 67,108,864-bit banks is organized as 8,192 rows by
512 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for a pro-
grammed number of locations in a programmedsequence.
Accesses begin with the registration of an ACTIVE com-
mand, which is then followed by a READ or WRITE com-
mand. The address bits registered coincident with the AC-
TIVE command are used to select the bank and row to be
accessed (BA0, BA1 select the bank; A0-12 select the row).
The address bits registered coincident with the READ or
WRITE command are used to select the starting column lo-
cation for the burst access.
The SDRAM provides for programmable READ or WRITE burst
lengths of 1, 2, 4 or 8 locations, or the full page, with a
burst terminate option. An AUTO PRECHARGE function may
be enabled to provide a self-timed row precharge that is
initiated at the end of the burst sequence.
The 1Gb SDRAM uses an internal pipelined architecture to
achieve high-speed operation. This architecture is compat-
ible with the 2
n
rule of prefetch architectures, but it also
allows the column address to be changed on every clock
cycle to achieve a high-speed, fully random access.
Precharging one bank while accessing one of the other three
banks will hide the precharge cycles and provide seam-
less, high-speed, random-access operation.
BENEFITS
!
41% SPACE SAVINGS
!
Reduced part count
!
Reduced trace lengths for lower parasitic capacitance
!
Suitable for hi-reliability applications
!
Laminate interposer for optimum TCE match
!
Upgradeable to 32M x 64 density (contact factory for
information)
* This data sheet describes a product that is subject to change without notice.
November 2003 Rev. 6
1
White Electronic Designs Corporation 鈥?(602) 437-1520 鈥?www.whiteedc.com
1
2
3
4
5
6
7
8
9
10
11
12
