音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

W981208AH Datasheet

  • W981208AH

  • 4M x 8 bit x 4 Banks SDRAM

  • 2156.21KB

  • 44頁

  • WINBOND

掃碼查看芯片數據手冊

上傳產品規(guī)格書

PDF預覽

W981208AH
4M x 8 bit x 4 Banks SDRAM
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
3.3V
鹵
0.3V power supply
Up to 133MHz clock frequency
4,194,304 words x 4 banks x 8 bits organization
Auto Refresh and Self Refresh
CAS latency: 2 and 3
Burst Length: 1, 2, 4, 8 , and full page
Burst read, Single Writes Mode
Byte data controlled by DQM
Power-Down Mode
Auto-Precharge and controlled precharge
4k refresh cycles / 64ms
Interface: LVTTL
Package: TSOP II 54 pin, 400 mil - 0.80
General Description
W981208AH is a high speed synchronous dynamic random access memory (SDRAM) , organized as 4M words x 4 banks x
8 bits. Using pipelined architecture and 0.20um process technology, W981208AH delivers a data bandwidth of up to 133M ( -
75) bytes per second. To fully comply to the personal computer industrial standard, W981208AH is sorted into two speed
grades: -75 and -8H. The -75 is compliant to the PC133 specitication, The -8H is compliant to the PC100/CL2 specification.
Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of
1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated
by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock
cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.
By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst
to maximize its performance. W981208AH is ideal for main memory in high performance applications.
Key Parameters
Symbol
t
CK
t
AC
t
RP
t
RCD
I
CC1
I
CC4
I
CC6
Description
Clock Cycle Time
Access Time from CLK
Precharge to Active Command
Active to Read/Write Command
Operation Current ( Single bank )
Burst Operation Current
Self-Refresh Current
min/max
min
max
min
min
max
max
max
-75 (PC133)
7.5ns
5.4ns
20ns
20ns
85mA
120mA
2mA
-8H (PC100)
8ns
6ns
20ns
20ns
80mA
110mA
2mA
Revision 1.0
-1-
Publication Release Date: March, 1999

W981208AH相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯系人：

聯系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經采納，將有感恩紅包奉上哦！