鈥?/div>
Supports AMD CPU with I
2
C.
3 CPU clocks (one free-running chipset clock controlled by I2C)
13 SDRAM clocks for 3 DIMMs
6 PCI synchronous clocks
Optional single or mixed supply:
(Vddq2 =2.5V, Vddq3 =3.3V)
< 250ps skew among CPU and SDRAM clocks
< 250ps skew among PCI clocks
< 5ns propagation delay SDRAM from buffer input
Skew from CPU (earlier) to PCI clock 1 to 4ns, center 2.6ns.
Smooth frequency switch with selections from 66 MHz to 200 MHz CPU
Step-less frequency programming by controlling the VCO freq. and the clock output divisor ratio
I
2
C 2-Wire serial interface and I
2
C read back
鹵0.25% or 鹵0.5% spread spectrum function to reduce EMI
Programmable spread spectrum in the M/N step-less mode
Programmable registers to enable/stop each output and select modes
MODE pin for power Management and RESET# out when Watch Dog Timer time out
One 48 MHz for USB & one 24 MHz for super I/O
48-pin SSOP package
-1-
Publication Release Date: June 2000
Revision 0.43