音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

W234_02 Datasheet

  • W234_02

  • Dual Direct Rambus⑩ Clock Generator

  • 14頁(yè)

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

W234
Dual Direct Rambus鈩?Clock Generator
Features
鈥?/div>
Differential clock source for Direct Rambus鈩?memory
subsystem for up to 1.6-Gb/s serial data transfer rate
鈥?/div>
Provide synchronization flexibility: the Rambus
廬
Chan-
nel can optionally be synchronous to an external sys-
tem or processor clock
鈥?/div>
Power managed output allows Rambus Channel clock
to be turned off to minimize power consumption for
mobile applications
鈥?/div>
Works with Cypress CY2210-2, CY2210-3, CY2215,
W133, W158, W159, W161, and W167B to support Intel
廬
architecture platforms
鈥?/div>
Low-power CMOS design packaged in a 28-pin, 173-mil
TSSOP package
Overview
The Cypress W234 provides dual channel differential clock
signals for a Direct Rambus memory subsystem. It includes
signals to synchronize the Direct Rambus Channel clock to an
external system clock but can also be used in systems that do
not require synchronization of the Rambus clock.
Key Specifications
Supply Voltage: ................................... V
DD
= 3.3V 鹵 0.165V
Operating Temperature: ................................... 0擄C to +70擄C
Input Threshold: .................................................. 1.5V typical
Maximum Input Voltage: .......................................V
DD
+ 0.5V
Maximum Input Frequency: ..................................... 100 MHz
Output Duty Cycle: .................................. 40/60% worst case
Output Type:........................... Rambus signaling level (RSL)
Block Diagram
PCLKM0
SYNCLKN0
Pin Configuration
Phase
Alignment
Output
Logic
CLK0
CLK0#
VDDIR
REFCLK
VDD
SYNCLKN0
PCLKM0
GND
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
S0
S1
S2
GND
CLK0#
CLK0
VDD
VDD
CLK1
CLK1#
GND
MULT0
MULT1
MULT2
REFCLK
MULT0:2
PLL
GND
SYNCLKN1
PCLKM1
VDD
S0:2
Test
Logic
VDDIPD
STOP#
PWR_DWN#
PCLKM1
SYNCLKN1
Phase
Alignment
Output
Logic
CLK1
CLK1#
PWR_DWN#
STOP#
Direct Rambus is a trademark and Rambus is a registered trademark of Rambus Inc.
Intel is a registered trademark of Intel Corporation.
Cypress Semiconductor Corporation
Document #: 38-07232 Rev. *B
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 21, 2002

W234_02相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Dual Direct Rambus Clock Generator
    CYPRESS
  • 英文版
    Dual Direct Rambus Clock Generator
    CYPRESS [C...
  • 英文版
    Dual Direct Rambus⑩ Clock Generator
    CYPRESS
  • 英文版
    Dual Direct Rambus⑩ Clock Generator
    CYPRESS [C...

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！