鈥?/div>
Well-suited to both 100- and 133-MHz designs
Ten/eleven LVCMOS/LVTTL outputs
3.3V power supply
Available in 24-pin TSSOP package
Key Specifications
Operating Voltage: .............................................. 3.3V 鹵 10%
Operating Range: ........................25 MHz < f
OUT
< 140 MHz
Cycle-to-Cycle Jitter: ...............................................< 150 ps
Output to Output Skew: ...........................................< 100 ps
Phase Error Jitter: ....................................................< 125 ps
Static Phase Error: ...................................................< 150 ps
Block Diagram
Pin Configurations
FBIN
CLK
PLL
FBOUT
Q0
Q1
Q2
AGND
VDD
Q0
Q1
Q2
GND
GND
Q3
Q4
VDD
OE0:4
FBOUT
1
2
3
4
24
23
22
21
CLK
AVDD
VDD
Q8
Q7
GND
GND
Q6
Q5
VDD
OE5:8
FBIN
W232-09
5
6
7
8
9
10
11
12
20
19
18
17
16
15
14
13
OE0:4
Q3
OE
Q4
Q5
OE5:8
Q6
Q7
Q8
Q9
Configuration of these blocks dependent upon specific option being used.
AGND
VDD
Q0
Q1
Q2
GND
GND
Q3
Q4
VDD
OE
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
CLK
AVDD
VDD
Q9
Q8
GND
GND
Q7
Q6
Q5
VDD
FBIN
W232-10
Cypress Semiconductor Corporation
Document #: 38-07167 Rev. *B
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 15, 2002
next