音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

W219B Datasheet

  • W219B

  • Frequency Generator for Integrated Core Logic with 133-MHz F...

  • 177.57KB

  • 15頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PRELIMINARY
W219B
Frequency Generator for Integrated Core Logic
with 133-MHz FSB
Features
鈥?Maximized EMI suppression using Cypress鈥檚 Spread
Spectrum technology
鈥?Low jitter and tightly controlled clock skew
鈥?Highly integrated device providing clocks required for
CPU, core logic, and SDRAM
鈥?Two copies of CPU clock
鈥?Nine copies of SDRAM clock
鈥?Seven copies of PCI clock
鈥?One copy of synchronous APIC clock
鈥?Three copies of 66-MHz outputs
鈥?Two copies of 48-MHz outputs
鈥?One copy of selectable 24- or 48-MHz clock
鈥?One copy of double strength 14.31818-MHz reference
clock
鈥?Power-down control
鈥?SMBus interface for turning off unused clocks
Table 1. Frequency Selections
FS4 FS3 FS2 FS1 FS0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
CPU
75.3
95.0
129.0
150.0
150.0
110.0
140.0
144.0
68.3
105.0
138.0
140.0
66.8
100.2
133.6
133.6
157.3
160.0
146.6
122.0
127.0
122.0
117.0
114.0
80.0
78.0
166.0
133.6
66.6
100.0
133.3
133.3
SDRAM 3V66
113.0
95.0
129.0
113.0
150.0
110.0
140.0
108.0
102.5
105.0
138.0
105.0
100.2
100.2
133.6
100.2
118.0
120.0
110.0
91.5
127.0
122.0
117.0
114.0
120.0
117.0
124.5
133.6
100.0
100.0
133.3
100.0
75.3
63.3
86.0
75.3
75.0
73.0
70.0
72.0
68.3
70.0
69.0
70.0
66.8
66.8
66.8
66.8
78.6
80.0
73.3
61.0
84.6
81.3
78.0
76.0
80.0
78.0
83.0
89.0
66.6
66.6
66.6
66.6
PCI
37.6
31.6
43.0
37.6
37.5
36.6
35.0
36.0
34.1
35.0
34.5
35.0
33.4
33.4
33.4
33.4
39.3
40.0
36.6
30.5
42.3
40.6
39.0
38.0
40.0
39.0
41.5
44.5
33.3
33.3
33.3
33.3
APIC
18.8
15.8
21.5
18.8
18.7
18.3
17.5
18.0
17.0
17.5
17.0
17.5
16.7
16.7
16.7
16.7
19.6
20.0
18.3
15.2
21.1
20.3
19.5
19.0
20.0
19.5
20.7
22.2
16.6
16.6
16.6
16.6
SS
OFF
鈥?.6%
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
鹵0.45%
鹵0.45%
鹵0.45%
鹵0.45%
OFF
OFF
OFF
鈥?.6%
OFF
鈥?.6%
OFF
OFF
OFF
OFF
OFF
OFF
鈥?.6%
鈥?.6%
鈥?.6%
鈥?.6%
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter: ............. 250 ps
APIC, 48-MHz, 3V66, PCI Outputs
Cycle-to-Cycle Jitter:................................................... 500 ps
CPU, 3V66 Output Skew: ........................................... 175 ps
SDRAM, APIC, 48-MHz Output Skew: ....................... 250 ps
PCI Output Skew: ....................................................... 500 ps
CPU to SDRAM Skew (@ 133 MHz) ....................... 鹵 0.5 ns
CPU to SDRAM Skew (@ 100 MHz) ................. 4.5 to 5.5 ns
CPU to 3V66 Skew (@ 66 MHz)........................ 7.0 to 8.0 ns
3V66 to PCI Skew (3V66 lead) .......................... 1.5 to 3.5 ns
PCI to APIC Skew..................................................... 鹵 0.5 ns
Block Diagram
X1
X2
XTAL
OSC
PLL REF FREQ
VDDQ3
REF2X/FS3*
Pin Configuration
[1]
REF2x/FS3*
VDDQ3
X1
X2
GND
VDDQ3
3V66_0
3V66_1
3V66_2
GND
FS0*/PCI0
FS1*/PCI1
FS2*/PCI2
GND
PCI3
PCI4
VDDQ3
PCI5
PCI6
GND
48MHz_0
FS4*/48MHz_1
SI0/24_48#MHz*
VDDQ3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDDQ2
APIC
VDDQ2
CPU0
CPU1
GND
VDDQ3
SDRAM0
SDRAM1
SDRAM2
GND
SDRAM3
SDRAM4
SDRAM5
VDDQ3
SDRAM6
SDRAM7
SDRAM8
GND
PWR_DWN#
^
SCLK
VDDQ3
GND
SDATA
VDDQ2
SDATA
SCLK
SMBus
Logic
(FS0:4*)
Divider,
Delay,
and
Phase
Control
Logic
CPU0:1
2
APIC
VDDQ3
2
W219B
3V66_0:2
PCI0/FS0*
PCI1/FS1*
PCI2/FS2*
PLL 1
5
PCI3:6
SDRAM0:8
PWR_DWN#
9
VDDQ3
48MHz_0
PLL2
/2
48MHz_1/FS4*
SI0/24_48#MHz*
Note:
1. Internal 250K pull-down or pull up resistors present on inputs
marked with * or ^ respectively. Design should not rely solely on
internal pull-up or pull down resistor to set I/O pins HIGH or LOW
respectively.
Cypress Semiconductor Corporation
Document #: 38-07220 Rev. *A
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?408-943-2600
Revised December 21,2002

W219B相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Clocks and Buffers
    ETC
  • 英文版
    Frequency Generator for Integrated Core Logic with 133-MHz F...
    CYPRESS
  • 英文版
    Frequency Generator for Integrated Core Logic with 133MHz FS...
    SPECTRALINEAR
  • 英文版
    Frequency Generator for Integrated Core Logic with 133-MHz F...
    CYPRESS [C...
  • 英文版
    Processor Specific Clock Generator, 166MHz, CMOS, PDSO48, 0....
    CYPRESS
  • 英文版
    Vitreous Enamelled Wirewound Resistors
    IRCTT
  • 英文版
    Vitreous Enamelled Wirewound Resistors
    IRCTT
  • 英文版
    Vitreous Enamelled Wirewound Resistors
    IRCTT

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！