鈥?/div>
Cypress PREMIS鈩?family offering
鈥?Generates an EMI optimized clocking signal at the
output
鈥?Selectable input to output frequency
鈥?Six 1.25%, 3.75%, or 0% down or center spread outputs
鈥?One non-Spread reference output
鈥?Integrated loop filter components
鈥?Operates with a 3.3 or 5V supply
鈥?Low power CMOS design
鈥?Available in 24-pin SSOP (Shrunk Small Outline
Package)
鈥?Outputs may be selectively disabled
Table 1. Modulation Width Selection
SS%
0
1
W184
Output
F
in
鈮?/div>
F
out
鈮?/div>
F
in
鈥?1.25%
F
in
鈮?/div>
F
out
鈮?/div>
F
in
鈥?3.75%
W184-5
Output
F
in
+ 0.625%
鈮?/div>
F
in
鈮?/div>
鈥?/div>
0.625%
F
in
+ 1.875%
鈮?/div>
F
in
鈮?/div>
鈥?.875%
Table 2. Frequency Range Selection
FS2
0
0
1
FS1
0
1
0
1
Frequency Range
8 MHz
鈮?/div>
F
IN
鈮?/div>
10 MHz
10 MHz
鈮?/div>
F
IN
鈮?/div>
15 MHz
15 MHz
鈮?/div>
F
IN
鈮?/div>
18 MHz
18 MHz
鈮?/div>
F
IN
鈮?/div>
28 MHz
Key Specifications
Supply Voltages: ........................................... V
DD
= 3.3V鹵5%
or V
DD
= 5V鹵10%
Frequency Range: .............................. 8 MHz
鈮?/div>
F
in
鈮?/div>
28 MHz
Crystal Reference Range.................... 8 MHz
鈮?/div>
F
in
鈮?/div>
28 MHz
Cycle to Cycle Jitter: ........................................ 300 ps (max.)
Selectable Spread Percentage: ....................1.25% or 3.75%
Output Duty Cycle: ............................... 40/60% (worst case)
Output Rise and Fall Time: .................................. 5 ns (max.)
1
Table 3. Output Enable
EN1
0
0
1
1
EN2
0
1
0
1
Low
Low
Active
Active
CLK0:4
Low
Active
Low
Active
CLK5
Simplified Block Diagram
3.3 or 5.0V
Pin Configuration
SSOP
X1
XTAL
Input
X2
W184
Spread Spectrum
Outputs
(EMI suppressed)
REFOUT
FS2
X1
X2
GND
SS%
EN2
GND
1
2
3
4
5
6
24
23
22
21
20
19
18
17
16
15
14
13
SSON#
RESET
FS1
VDD
VDD
NC
EN1
CLK5
VDD
CLK4
GND
CLK3
W184/W184-5
7
8
9
3.3 or 5.0V
CLK0
VDD
CLK1
CLK2
Spread Spectrum
Outputs
(EMI suppressed)
10
11
12
Oscillator or
Reference Input
W184
PREMIS is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134
鈥?/div>
408-943-2600
July 25, 2000, rev. *B
W184相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Six Output Peak Reducing EMI Solution
CYPRESS
-
英文版
Six Output Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
MISCELLANEOUS CLOCK GENERATOR|CMOS|SSOP|24PIN|PLASTIC
ETC
-
英文版
Six Output Peak Reducing EMI Solution
CYPRESS
-
英文版
Six Output Peak Reducing EMI Solution
CYPRESS [C...
-
英文版
Clock Generator, 28MHz, CMOS, PDSO24, 0.209 INCH, MO-150AD, ...
CYPRESS
-
英文版
Clock Generator, 28MHz, CMOS, PDSO24, 0.209 INCH, MO-150AD, ...
CYPRESS
1
2
3
4
5
6
7
8
