音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

W144 Datasheet

  • W144

  • 440BX AGPset Spread Spectrum Frequency Synthesizer

  • 14頁

  • CYPRESS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

PRELIMINARY
W144
440BX AGPset Spread Spectrum
Frequency Synthesizer
Features
鈥?Maximized EMI suppression using Cypress鈥檚 Spread
Spectrum technology
鈥?Single chip system frequency synthesizer for Intel
廬
440BX AGPset
鈥?Two copies of CPU output
鈥?Six copies of PCI output
鈥?One 48-MHz output for USB
鈥?One 24-MHz output for SIO
鈥?Two buffered reference outputs
鈥?One IOAPIC output
鈥?Thirteen SDRAM outputs provide support for 3 DIMMs
鈥?Supports frequencies up to 150 MHz
鈥?I
2
C鈩?interface for programming
鈥?Power management control inputs
Table 1. Mode Input Table
Mode
0
1
PCI_STOP#
REF0
Pin2
Table 2. Pin Selectable Frequency
Input Address
CPU_F, CPU1
FS3 FS2 FS1 FS0
(MHz)
PCI_F, 1:5 (MHz)
1
1
1
1
133.3
33.3 (CPU/4)
1
1
1
0
124
31 (CPU/4)
1
1
0
1
150
37.5 (CPU/4)
1
1
0
0
140
35 (CPU/4)
1
0
1
1
105
35 (CPU/3)
1
0
1
0
110
36.7 (CPU/3)
1
0
0
1
115
38.3 (CPU/3)
1
0
0
0
120
40 (CPU/3)
0
1
1
1
100
33.3 (CPU/3)
0
1
1
0
133.3
44.43 (CPU/3)
0
1
0
1
112
37.3 (CPU/3)
0
1
0
0
103
34.3 (CPU/3)
0
0
1
1
66.8
33.4 (CPU/2)
0
0
1
0
83.3
41.7 (CPU/2)
0
0
0
1
75
37.5 (CPU/2)
0
0
0
0
124
41.3 (CPU/3)
Key Specifications
CPU Cycle-to-Cycle Jitter: ......................................... 250 ps
CPU to CPU Output Skew: ........................................ 175 ps
PCI to PCI Output Skew: ............................................ 500 ps
V
DDQ3
: .................................................................... 3.3V鹵5%
V
DDQ2
: .................................................................... 2.5V鹵5%
SDRAMIN to SDRAM0:11 Delay: ..........................3.7 ns typ.
SDRAM0:11 (leads) to SDRAM_F Skew: ..............0.4 ns typ.
Logic Block Diagram
VDDQ3
REF0/(PCI_STOP#)
X1
X2
XTAL
OSC
PLL Ref Freq
Pin Configuration
REF1/FS2
VDDQ2
IOAPIC
VDDQ2
I/O Pin
Control
Stop
Clock
Control
CLK_STOP#
PLL 1
梅2,3,4
Stop
Clock
Control
CPU1
CPU_F
VDDQ3
PCI_F/MODE
PCI1/FS3
PCI2
PCI3
PCI4
PCI5
VDDQ3
48MHz/FS0
梅2
Stop
Clock
Control
SDATA
SCLK
I C
Logic
PLL2
2
VDDQ3
REF0/(PCI_STOP#)
GND
X1
X2
VDDQ3
PCI_F/MODE
PCI1/FS3
GND
PCI2
PCI3
PCI4
PCI5
VDDQ3
SDRAMIN
GND
SDRAM11
SDRAM10
VDDQ3
SDRAM9
SDRAM8
GND
2
C
SDATA
I
SCLK
{
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDDQ2
IOAPIC
REF1/FS2*
GND
CPU_F
CPU1
VDDQ2
CLK_STOP#
SDRAM_F
GND
SDRAM0
SDRAM1
VDDQ3
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDDQ3
SDRAM6
SDRAM7
VDDQ3
48MHz/FS0*
24MHz/FS1*
SDRAMIN
Stop
Clock
Control
12
24MHz/FS1
VDDQ3
SDRAM0:11
SDRAM_F
Note:
1. Internal pull-up resistors should not be relied upon for setting
I/O pins HGH. Pin function with parentheses determined by
MODE pin resistor strapping. Unlike other I/O pins, input FS3
has an internal pull down resistor.
W144
Intel is a registered trademark of Intel Corporation. I
2
C is a trademark of Philips Corporation.
Cypress Semiconductor Corporation
鈥?/div>
3901 North First Street
鈥?/div>
San Jose
鈥?/div>
CA 95134 鈥?/div>
408-943-2600
November 2, 1999, rev. **

W144 產(chǎn)品屬性

  • 3mm

  • 3mm

  • 105000rpm

  • No SVHC (18-Jun-2012)

  • 3mm

  • 3mm

  • W144

  • 3mm

  • 6mm

  • Pink

W144相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    440BX AGPset Spread Spectrum Frequency Synthesizer
    CYPRESS
  • 英文版
    440BX AGPset Spread Spectrum Frequency Synthesizer
    CYPRESS [C...
  • 英文版
    440BX AGPset Spread Spectrum Frequency Synthesizer
    CYPRESS [C...
  • 英文版
    440BX AGPset Spread Spectrum Frequency Synthesizer
    SPECTRALINEAR&n...
  • 英文版
    440BX AGPset Spread Spectrum Frequency Synthesizer
    CYPRESS [C...

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！