音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

VSC8164QR Datasheet

  • VSC8164QR

  • 2.488 Gbit/sec to 2.7Gbit/sec 1:16 SONET/SDH Demux

  • 16頁

  • VITESSE

掃碼查看芯片數(shù)據(jù)手冊

上傳產品規(guī)格書

PDF預覽

VITESSE
SEMICONDUCTOR CORPORATION
reliminary Datasheet
SC8164
Features
鈥?2.488Gb/s 1:16 Demultiplexer
鈥?Targeted for SONET OC-48 / SDH STM-16
Applications
鈥?Supports FEC rates up to 2.7Gb/s
2.488 Gbit/sec to 2.7Gbit/sec
1:16 SONET/SDH Demux
鈥?Differential LVPECL Low Speed Interface
鈥?Single +3.3V Supply
鈥?128 Pin 14x20mm PQFP Package
General Description
The VSC8164 is a 1:16 demultiplexer for use in SONET/SDH systems operating at a standard 2.488Gb/s
data rate or forward error correction (FEC) data rate up to 2.7Gb/s. The device operates using a single 3.3V
power supply, and is packaged in a thermally enhanced plastic package. The thermal performance of the
128PQFP allows the use of the VSC8164 without a heat sink under most thermal conditions.
VSC8164 Block DIagram
D0+
D0-
Output Register
DI+
DI-
HSCLKI+
HSCLKI-
Divide by
16
Divide by
2
D15+
D15-
CLK16O+
CLK16O-
CLK32O+
CLK32O-
Functional Description
Low Speed Interface
The demultiplexed serial stream is made available by a 16 bit differential LVPECL interface D[15:0] with
accompanying differential LVPECL divide by 16 clock CLK16O鹵 and divide by 32 clock CLK32O鹵. The low
speed LVPECL output drivers are designed to drive a 50
鈩?/div>
transmission line. The transmission line can be DC
terminated with a split end termination scheme (see Figure 1), or DC terminated by 50
鈩?/div>
to V
CC
-2V on each line
(see Figure 2). At any time, the equivalent split-end termination technique can be substituted for the traditional
50
鈩?/div>
to V
CC
-2V on each line. AC coupling can be achieved by a number of methods. Figure 3 illustrates an AC
coupling method for the occasion when the downstream device provides the bias point for AC coupling. If the
downstream device were to have internal termination, the line to line 100
鈩?/div>
resistor may not be necessary. The
divide by 32 output can be used to provide a reference clock for the clock multiplication unit on the VSC8163.
G52239-0, Rev. 3.3
5/17/00
餂?/div>
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 鈥?805/388-3700 鈥?FAX: 805/987-5896
Page 1

VSC8164QR相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    2.7Gb/s Asynchronous Dual 2x2 Crosspoint Switch
    VITESSE [V...
  • 英文版
    2.5Gb/s 17 x 17 Crosspoint Switch with Input Signal Activity...
    VITESSE [V...
  • 英文版
    34x34 Crosspoint Switch with Signal Detection
    VITESSE [V...
  • 英文版
    3.2Gb/s 68x68 Crosspoint Switch
    VITESSE
  • 英文版
    3.2Gb/s 68x68 Crosspoint Switch
    VITESSE [V...
  • 英文版
    3.2Gb/s 36x37 Crosspoint Switch
    VITESSE
  • 英文版
    3.2Gb/s 36x37 Crosspoint Switch
    VITESSE [V...
  • 英文版
    High Performance Serial Backplane Transceiver
    VITESSE
  • 英文版
    High Performance Serial Backplane Transceiver
    VITESSE [V...
  • 英文版
    80 Gb/s Intelligent Switch Fabric
    VITESSE [V...
  • 英文版
    10 Gbps Queue Manager with Integrated SPI4.2 Interface
    VITESSE [V...
  • 英文版
    VSC880_Vitesse Semiconductor.pdf
    Vitesse Semicon...
  • 英文版
    80 Gb/s Intelligent Switch Fabric
    VITESSE [V...
  • 英文版
    2.5Gb/s SONET-Compatible 8-Bit MUX/DEMUX Chipset
    VITESSE [V...
  • 英文版
    2.5Gb/s SONET-Compatible 8-Bit MUX/DEMUX Chipset
    VITESSE [V...
  • 英文版
    2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
    VITESSE
  • 英文版
    2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
    VITESSE [V...
  • 英文版
    2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
    VITESSE
  • 英文版
    2.5Gb/s 16-Bit Multiplexer/Demultiplexer Chipset
    VITESSE [V...
  • 英文版
    Logic IC
    ETC

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經采納，將有感恩紅包奉上哦！