音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

VSC7122QM Datasheet

  • VSC7122QM

  • Quad Port Bypass Circuit for 1.0625 Gbit/sec Fibre Channel A...

  • 12頁

  • VITESSE

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
VSC7122
Features
鈥?Supports ANSI X3T11 1.0625 Gbit/sec
FC-AL Disk Attach for Resiliency
鈥?Fully Differential for Minimum
Jitter Accumulation.
鈥?Quad PBC鈥檚 in Single Package
Quad Port Bypass Circuit for 1.0625 Gbit/sec
Fibre Channel Arbitrated Loop Disk Arrays
鈥?TTL Bypass Select
鈥?High Speed, PECL I/O鈥檚 Referenced to V
DD
.
鈥?0.35W Typical Power Dissipation
鈥?3.3V Power Supply
鈥?44-Pin, 10mm PQFP
General Description
The VSC7122 is a Quad Port Bypass Circuit (PBC). Four Fibre Channel PBC鈥檚 are cascaded into a single
part to minimize part count, cost, high frequency routing, and jitter accumulation. Port Bypass Circuits are used
to provide resiliency in Fibre Channel Arbitrated Loop (FC-AL) architectures. PBC鈥檚 are used within FC-AL
disk arrays to allow for resiliency and hot swapping of FC-AL drives.
A Port Bypass Circuit is a 2:1 Multiplexer with two modes of operation: NORMAL and BYPASS. In NOR-
MAL mode, the disk drive is connected to the loop. Data goes from the 7122鈥檚 L_SOn pin to the Disk Drive RX
input and data from the disk drive TX output goes to the 7122鈥檚 L_SIn pin. Refer to Figure 2 for disk drive
application. In BYPASS mode, the disk drive is either absent or non-functional and data bypasses to the next
available disk drive. Normal mode is enabled with a HIGH on the SEL pin and BYPASS mode is enabled by a
LOW on the SEL pin. Direct Attach Fibre Channel Disk Drives have an 鈥淟RC Interlock鈥?signal de鏗乶ed to con-
trol the SEL function.
Using a VSC7122 in a single loop of a disk array is illustrated in Figure 2: 鈥淒isk Array Application鈥? FC-
AL drives are all expected to be dual loop. The VSC7122 is cascaded in a manner such that all the 7122鈥檚 inter-
nal PBC鈥檚 are used in the same loop. For dual loop implementations, two or more VSC7122鈥檚 should be used.
Allocating each VSC7122 to only one of two loops preserves redundancy, prevents a single point of failure and
lends itself to on-line maintainability.
The VSC7122 is very similar to the VSC7121 except that LSO+ outputs are all full power outputs identical
to OUT. This is useful in passive backplanes to provide additional amplitude on long traces.
7122 Block Diagram
LSO1+
LSO1-
LSO2+
LSO2-
LSO3+
LSO3-
LSO4+
LSO4-
LSI1+
LSI1-
LSI2+
LSI2-
LSI3+
LSI3-
LSI4+
LSI4-
SEL1
SEL2
SEL3
SEL4
1
0
OUT+
OUT-
1
IN+
IN-
0
1
0
1
0
PBC1
PBC2
PBC3
PBC4
G52155-0, Rev. 2.1
8/31/98
漏
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 鈥?805/388-3700 鈥?FAX: 805/987-5896
Page 1

VSC7122QM相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！