PDF預(yù)覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• 11
• 12
• 13
• 14
• 15
• 16
• 17
• 18
• 19
• 20
• 21
• 22
• 23
• 24
• 25
• 26
• 27
• 28
• 29
• 30
• 31
• 32
• 33
• 34
• 35
• 36
• 37
• 38
• 39
• 40
• 41
• 42
• 43
• 44
• 45
• 46
• 47
• 48
• 49
• 50
• 51
• 52
• 53
• 54
• 55
• 56
• 57
• 58
• 59
• 60
• 61
• 62
• 63
• 64
• 65
• 66

V

RC

4372 I/O Controller

with PCI Interface

Data Sheet

February 2000

The V

RC

4372

TM

is a PCI-based I/O controller for high-performance, low-cost system

implementation. Connected to the PCI bus, it is designed to support NEC鈥檚 V

R

43xx

CPU, interfacing between the V

RC

4373

TM

or V

RC

4375

TM

system controller and

peripherals for tethered applications such as set-top boxes, printers, network

computers and consumer electronics.

!

!

Description

Features

Compatible with NEC V

R

43xx CPUs and V

RC

4373 and V

RC

4375 system

controllers

PCI Bus Interface Controller

鈥?Compliant with the 3.3-volt PCI interface specification (version 2.1)

鈥?5-volt PCI signaling in a controlled environment (with voltage spikes less than

7.6 volts and DC levels less than 6.6 volts)

鈥?PCI bus arbitration for one internal and six external PCI masters

I/O Controller

鈥?ISA-like, 16-bit I/O bus and four independent direct memory access (DMA)

channels

鈥?Ten chip selects and control signals for interfacing to external peripheral chips

鈥?N-to-3 interrupt controller to regulate interrupts from 14 input pins, two internal

timers, the keyboard, the mouse, and four DMA channels can be encoded

onto one of three outgoing interrupt lines

Four programmable DMA channels

鈥?Unique TC, EOP DREQ, and DACK signals on each channel

,

鈥?Block or single transfers

鈥?Read or write requests

鈥?I/O device-demanded service requests via DREQx

鈥?Software-initiated requests

鈥?Channel suspend via the MASK register bit

鈥?I/O device transfer termination via EOP

鈥?Channel reload notification and termination notification via an interrupt

鈥?Efficient PCI bus data packing mode

鈥?Byte/short scattering/gathering capabilities (one per PCI word)

Miscellaneous I/O

鈥?Timer and a beeper source

鈥?General-purpose control/status I/O pins

Test Port

鈥?TESTOE signal that can be used to tristate all outputs

鈥?SCAN pin to place the chip in scan mode

Data buffers for direct memory access channels and the I/O bus

33-MHz bus frequency

!

!

!

!

!

!

U13504EU1V1DS00

NEC V

RC

chipsets are designed for use with NEC V

R

Series microprocessors. NEC makes no claim

as to the suitability of V

RC

chipsets for use with non-NEC microprocessors and does not warrant

their performance, suitability or use in such applications.

1

next

VRC4372-1相關(guān)型號(hào)PDF文件下載

• 型號(hào)
  版本
  描述
  廠商
  下載
• VRC4172
  英文版
  Microprocessor
  ETC
  VRC4172
• VRC4172
  英文版
  Microprocessor
  VRC4172
• VRC4373
  英文版
  SYSTEM CONTROLLER
  ETC
  VRC4373
• VRC4373
  英文版
  SYSTEM CONTROLLER
  VRC4373
• VRC4171A
  英文版
  Companion Chip for VR4100 Family MIPS RISC Microprocessor(VR...
  
  VRC4171A
• VRC4372-1
  英文版
  I/O CONTROLLER
  ETC
  VRC4372-1
• VRC4372-1
  英文版
  I/O CONTROLLER
  VRC4372-1

您可能感興趣的PDF文件資料

• VRC4373
• VRC4373
• VRC4372-1
• VRC4372-1
• VRC4172
• VRC4172
• VRC4171A

熱門(mén)IC型號(hào)推薦

• VCUT0714A-HD1-GS08
• VRH3301NLX
• VND5E050AK
• VT1103MLX
• VRH3301NTX
• VN5D10
• VRH3001NTX
• V6319SSP3B
• VT1103MFLX
• VNS3NV04DTR-E
• VT6212L
• VNQ5E050MK