音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

V292BMC-33LP Datasheet

  • V292BMC-33LP

  • HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCES...

  • 14頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

V292BMC
Rev. D
HIGH PERFORMANCE BURST
DRAM CONTROLLER
FOR Am29030/40 PROCESSORS
鈥?Pin/Software compatible with earlier V292BMC.
鈥?Direct interfaces to Am29030/40 processors.
鈥?3.3V DRAM interface support.
鈥?Near SRAM performance achieved with DRAM.
鈥?Supports up to 512Mb of DRAM.
鈥?Interleaved or non-interleaved operation.
鈥?Supports symmetric and non-symmetric arrays.
The V292BMC Revision D Burst DRAM
Controller is an enhanced version of the previous
V292BMC with improved timing and provides
dedicated Power and Ground rails to support the
increasingly popular 3.3V DRAM modules.
Timing parameters are also improved over the
older versions of the device.
The V292BMC provides the DRAM access
protocols, buffer signals, data multiplexer
signals, and bus timing resources required to
work with DRAM. By using the V2926BMC,
system designers can replace tedious design
work, expensive FPGAs and valuable board
space with a single, high-performance, easily
configured device. The processor interface of the
V292BMC implements the bus protocol of the
Am29030/40. The pin naming convention has
been duplicated on the V292BMC; simply wire
like-named pins together to create the interface.
The V292BMC supports a total DRAM memory
subsystem size of 512Mbytes. The array may be
鈥?Software-configured operational parameters.
鈥?Integrated Page Cache Management.
鈥?2Kbyte burst transaction support.
鈥?On chip memory address multiplexer/drivers.
鈥?Two 24-bit timers, 8-bit bus watch timer.
鈥?Up to 40MHz operation.
鈥?Low cost 132-pin PQFP package.
organized as 1 or 2 leafs of 32-bits each.
Standard memory sizes of 256Kbit to 64Mbit
devices are supported and 8, 16, and 32-bit
accesses are allowed. The V292BMC takes
advantage of Fast Page Mode or EDO DRAMs
and row comparison logic to achieve static RAM
performance using dynamic RAMs. Control
signals required for optional external data path
buffers/latches are also provided by the
V292BMC. The V292BMC provides an 8-bit bus
watch timer to detect and recover from accesses
to unpopulated memory regions.Two 24-bit
counters/timers can supply an external interrupt
signal at a constant frequency relative to the
system clock. The V292BMC is packaged in a
low-cost 132-pin PQFP package and is available
in 25, 33, or 40MHz versions.
This document contains the product codes,
pinouts, package mechanical information, DC
characteristics, and AC characteristics for the
V292BMC. Detailed functional information is
contained in the User鈥檚 Manual.
Am29030/40
CPU
V292BMC
MEMORY
CONTROL
D
R
A
M
ROM
TYPICAL APPLICATION
VxxxEPC
LOCAL TO
PCI BRIDGE
PCI SLOT or EDGE CONNECTOR
PCI
PERIPHERAL
Copyright 漏 1998, V3 Semiconductor Corp.
V292BMC Data Sheet Rev 3.2X
1
V3 Semiconductor reserves the right to change the specifications of this product without notice.
V292BMC is trademark of V3 Semiconductor. All other trademarks are the property of their respective owners.

V292BMC-33LP相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！