餂?/div>
UTRON
Rev. 1.4
UT52L1664/0864/0464
64M(X16-BITS / X8-BITS / X4-BITS)SDRAM
REVISION HISTORY
REVISION
Rev.1.0
Original
Revised
1. AC TIMING REQUIREMENTS
Input Pulse Levels:0.8V~2.0V 0.4V~2.4V
tIS(min):1, 1.5, 1.3, 2 2, 2.5, 2.5, 2.5ns
tIH(min):1, 0.8, 0.8, 0.8 1, 1, 1, 1ns
2. Output Load Condition
Add Package Outline Dimension
1. Page 1 : add access parameter into 鈥淔eatures鈥?/div>
ITEM
-6 -7
-6
-7 Unit
Rev.1.3
t
CLK
(Min.) CL=2 -
-
10 10 ns
6
6
ns
t
AC
(Max.) CL=2 -
-
t
OH
(Min.) CL=2 -
-
3
3
ns
2. Page 34,35 : add 鈥?ns,-7ns Limits parameters
1. add Operating temperature :
Commercial : 0
鈩?/div>
~70
鈩?/div>
Extended : -20
鈩?/div>
~80
鈩?/div>
Feb. 10, 2003
DESCRIPTION
DATE
June 20, 2002
Rev.1.1
Jul. 09, 2002
Rev.1.2
Jul. 26, 2002
Rev.1.4
Apr. 25, 2003
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882 FAX: 886-3-5777919
P90006
1
next
UT52L1664相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
4x4x4 bits (64M) SDRAM
ETC
-
英文版
4x4x4 bits (64M) SDRAM
-
英文版
4x2x8 bits (64M) SDRAM
ETC
-
英文版
4x2x8 bits (64M) SDRAM
-
英文版
1Mx16(16M) SDRAM
ETC
-
英文版
1Mx16(16M) SDRAM
-
英文版
4x1x16 bits (64M) SDRAM
ETC
-
英文版
4x1x16 bits (64M) SDRAM