音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPI-452 Datasheet

  • UPI-452

  • CHMOS PROGRAMMABLE I/O PROCESSOR

  • 53頁

  • INTEL   INTEL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

UPI-452
CHMOS PROGRAMMABLE I O PROCESSOR
83C452 - 8K
c
8 Mask Programmable Internal ROM
80C452 - External ROM EPROM
Y
83C452 80C452 3 5 to 14 MHz Clock
Rate
Software Compatible with the MCS-51
Family
128-Byte Bi-Directional FIFO Slave
Interface
Two DMA Channels
256
c
8-Bit Internal RAM
Y
Y
Y
Y
Two 16-Bit Timer Counters
Boolean Processor
Bit Addressable RAM
8 Interrupt Sources
Programmable Full Duplex Serial
Channel
64K Program Memory Space
64K Data Memory Space
68-Pin PGA and PLCC
(See Packaging Spec Order
231369)
Y
Y
Y
Y
Y
Y
Y
Y
34 Additional Special Function
Registers
40 Programmable I O Lines
Y
Y
The Intel UPI-452 (Universal Peripheral Interface) is a 68 pin CHMOS Slave I O Processor with a sophisticated
bi-directional FIFO buffer interface on the slave bus and a two channel DMA processor on-chip The UPI-452
is the newest member of Intel鈥檚 UPI family of products It is a general-purpose slave I O Processor that allows
the designer to grow a customized interface solution
The UPI-452 contains a complete 80C51 with twice the on-chip data and program memory The sophisticated
slave FIFO module acts as a buffer between the UPI-452 internal CPU and the external host CPU To both the
external host and the internal CPU the FIFO module looks like a bi-directional bottomless buffer that can both
read and write data The FIFO manages the transfer of data independent of the UPI-452 core CPU and
generates an interrupt or DMA request to either CPU host or internal as a FIFO service request
The FIFO consists of two channels the Input FIFO and the Output FIFO The division of the FIFO module
array 128 bytes between Input channel and Output channel is programmable by the user Each FIFO byte
has an additional logical ninth bit to distinguish between a data byte and a Data Stream Command byte
Additionally Immediate Commands allow direct interrupt driven bi-directional communication between the
UPI-452 internal CPU and external host CPU bypassing the FIFO
The on-chip DMA processor allows high speed data transfers from one writeable memory space to another
As many as 64K bytes can be transferred in a single DMA operation Three distinct memory spaces may be
used in DMA operations Internal Data Memory External Data Memory and the Special Function Registers
(including the FIFO IN FIFO OUT and Serial Channel Special Functions Registers)
Other brands and names are the property of their respective owners
Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or
copyright for sale and use of Intel products except as provided in Intel鈥檚 Terms and Conditions of Sale for such products Intel retains the right to make
changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata
COPYRIGHT
INTEL CORPORATION 1996
November 1994
Order Number 231428-006

UPI-452相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!