碌
PD72891,72893
IEEE1394 Link Layer Controller with DV Codec
Description
The
碌
PD72891 and 72893 are a IEEE1394 link layer controllers developed for digital AV systems and feature an on-
chip 32-bit RISC CPU (V850E) for IEEE1394 processing.
These link layer controllers have two stream interface channels to transmit/receive image data conforming to the
IEC61883 Standard, such as MPEG and DV, and these channels can be independently used for transmission and
reception. In addition, a total of 8 Kbytes of FIFO buffer space is provided to transmit/receive isochronous signals. This
buffer space can be allocated as transmit and receive FIFO buffers in 2 Kbytes units.
The
碌
PD72891 and 72893 support IEEE1394 bus control and AV/C commands via the on-chip CPU, as well as
external control using either a serial or a parallel interface.
Features
鈥?/div>
All functions required for Digital AV 1394 interface are
equipped in a single-chip
鈥?/div>
On chip 32-bit RISC CPU
鈥?/div>
Copy Protection circuit equipped (the
碌
PD72891 only)
鈥?/div>
Full duplex MPEG/DV transmission supported
鈥?/div>
On-chip IEC61883 function
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Compliant to IEEE1394-1995 and IEEE1394a-2000
Supports 400 Mbps, 200 Mbps, 100 Mbps speed
3.3 V/2.5 V power supply
Package : 208-pin QFP
Block Diagram of the
碌
PD72891
ISO Stream I/F
IEEE1394 Bus
PHY
PHY
Link
I/F
Link Core
IEC61883
&
Copy
Protection
IEC61883
&
Copy
Protection
MPEG
TS I/F
(8 bits)
TS
I/F
Async I/F CSR
Async
Async
Tx FIFO Rx FIFO
2 KB
2 KB
Link I/F
Bus Controller
CPU
NB85E
ROM:192 KB
RAM: 60 KB
27 MHz
TS_CLK
REC656
(8 bits)
MPEG2
Decoder
TS
I/F
PCM
Serial I/F
MPEG2
Encoder
DV
Decoder
Encoder
HOST
I/F
VCLKI/MCK44/MCK48
VCLKO/MCKO
SIO,
Port,
Timer鈥?/div>
16M
SDRAM
CPU
I/F
(68k / ISA)
UART I/F
System controller can
select either.
Application and Companion Chip
鈥?/div>
Application
鈥?/div>
Set-top Box
鈥?/div>
Digital VHS, DVD-RW, AV HDD
鈥?/div>
Digital Television
鈥?/div>
Companion Chip
鈥?/div>
碌
PD72852 : 2-port low power PHY compliant with
IEEE1394a-2000
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. S15787EJ1V0PF00 (1st edition)
Date Published October 2001 NS CP(K)
Printed in Japan
2001
next
UPD72891相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Digital Signal Processors
-
英文版
ETC
-
英文版
4096-BIT CCD IMAGE SENSOR
NEC [NEC]
-
英文版
2048-BIT CCD IMAGE SENSOR
-
英文版
2048-BIT CCD IMAGE SENSOR
NEC [NEC]
-
英文版
8-BIT CMOS SERIAL I/O ANALOG-TO-DIGITAL CONVERTER
-
英文版
8-BIT CMOS SERIAL I/O ANALOG-TO-DIGITAL CONVERTER
NEC [NEC]
-
英文版
12-Bit Binary A/D Converter
-
英文版
12-Bit Binary A/D Converter
NEC [NEC]
-
英文版
8 BIT A/D CONVERTER WITH LOW CONVERSATION TIME
-
英文版
8 BIT A/D CONVERTER WITH LOW CONVERSATION TIME
NEC [NEC]
-
英文版
-
英文版
8-Bit NMOS D/A Converter
NEC Electronics
-
英文版
PROGRAMMABLE LCD CONTROLLER/DRIVER
-
英文版
IC,LCD DISPLAY DRIVER,8-SEG,
-
英文版
1/8, 1/16 DUTY LCD CONTROLLER/DRIVER
-
英文版
1/8, 1/16 DUTY LCD CONTROLLER/DRIVER
-
英文版
IEEE1394 OHCI 1.1 COMPLIANT 3PORT PHY-LINK 1-CHIP HOST CONTR...
-
英文版
4 BIT SINGLE CHIP CMOS MICROCOMPUTERS
-
英文版
4 BIT SINGLE CHIP CMOS MICROCOMPUTERS