音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD705101 Datasheet

  • UPD705101

  • 32-BIT MICROPROCESSOR

  • 72頁

  • NEC   NEC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD705101
V831
TM
32-BIT MICROPROCESSOR
DESCRIPTION
The
碌
PD70501 (V831) is a 32-bit RISC microprocessor for embedded control applications, with a high-performance
32-bit V830
TM
processor core and many peripheral functions such as a DRAM/ROM controller, 4-channel DMA
controller, real-time pulse unit, serial interface, and interrupt controller.
In addition to high interrupt response speed and optimized pipeline structure, the V831 offers sum-of-products
operation instructions, concatenated shift instructions, and high-speed branch instructions to realize multimedia
functions, and therefore, can provide high performance in multimedia systems such as internet/intra-net systems, car
navigation systems, high-performance televisions, and color FAXes.
Detailed explanations of the functions, etc. are given in the following user鈥檚 manuals. Be sure to read the
manuals before designing your systems.
V831 User鈥檚 Manual -Handware
: U12273E
V830 Family
TM
User鈥檚 Manual -Architecture : U12496E
FEATURES
鈥?CPU function
鈥?V830-compatible instructions
鈥?Instruction cache
鈥?Instruction RAM
鈥?Data cache
鈥?Data RAM
鈥?Minimum number of instruction
execution cycles
鈥?Number of general purpose
registers
鈥?Memory space and I/O space
鈥?Interrupt/exception function
鈥?Non-maskable : External input : 1
鈥?Maskable
: External input : 8 (of which 4 are
multiplexed with internal sources)
Internal source: 11 types
鈥?/div>
鈥?/div>
鈥?/div>
Bus control function
Wait control function
Memory access control function
: 32 bits
脳
32
: 4 GB each
: 1 cycle
: 4 KB
: 4 KB
: 4 KB
: 4 KB
鈥?/div>
鈥?/div>
DMA controller
: 4 channel
Serial interface function
鈥?Asynchronous serial interface (UART): 1 channel
鈥?Clocked serial interface (CSI)
: 1 channel
鈥?Dedicated baud rate generator (BRG) : 1 channel
鈥?/div>
Timer/counter function
鈥?16-bit timer/event counter : 1 channel
鈥?16-bit interval timer
: 1 channel
: 3 I/O ports
: HALT and STOP modes
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Port function
Standby function
Debug function
Clock generation function : PLL clock synthesizer
鈥?Debug-dedicated synchronous serial
interface
鈥?Trace-dedicated interface
: 1 channel
: 1 channel
The information in this document is subject to change without notice.
Document No. U12979EJ1V0DS00 (1st edition)
Date Published January 1998 N
Printed in Japan
漏
1998

UPD705101相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！