音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

UPD30122F1-150-GA1 Datasheet

  • UPD30122F1-150-GA1

  • Microprocessor

  • 60頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD30122
V
R
4122
64-/32-BIT MICROPROCESSOR
TM
DESCRIPTION
The
碌
PD30122 (V
R
4122) is one of NEC鈥檚 V
R
Series
TM
RISC (Reduced Instruction Set Computer) microprocessors
TM
and is a high-performance 64-/32-bit microprocessor employing the MIPS
The V
R
4122 uses the high-performance, super power-saving V
R
4120
RISC architecture.
TM
as the CPU core, and has many peripheral
functions such as a DMA controller, serial interface, IrDA interface, and real-time clock. Configured with these
functions, the V
R
4122 is suitable for high-speed battery-driven portable information systems. The external memory
bus width can be selected from 32 bits and 16 bits, realizing high-speed data transfer.
Detailed function descriptions are provided in the following user鈥檚 manuals. Be sure to read them before
designing.
鈥?/div>
V
R
4122 User鈥檚 Manual (U14327E)
鈥?/div>
V
R
4100 Series
TM
Architecture User鈥檚 Manual (U15509E)
FEATURES
鈥?Employs 64-bit MIPS architecture
鈥?Conforms to MIPS III instruction set (deleting FPU,
LL, LLD, SC, and SCD instructions)
鈥?Optimized 5-stage pipeline
鈥?Supports MIPS16 instruction set
鈥?Supports high-speed product-sum operation
instructions
鈥?Supports four types of operating modes, enabling
more effective power-consumption management
鈥?Internal maximum operating frequency: 180/150 MHz
鈥?On-chip clock generator
鈥?Address space physical: 32 bits
virtual:
40 bits
Integrates 32 double-entry TLBs
鈥?High-capacity instruction/data separated cache
memories
Instruction: 32 KB
Data:
16 KB
鈥?Memory controller (ROM, synchronous DRAM
(SDRAM), and flash memory supported)
鈥?Supports PCI bus subset
鈥?4-channel DMA controller
鈥?Serial interface (NS16550 compatible)
鈥?On-chip clocked serial interface
鈥?IrDA interface for infrared communication
鈥?Debug serial interface
鈥?Power supply voltage:
V
DD
1 = 1.8 to 2.0 V (150 MHz model),
1.9 to 2.0 V (180 MHz model)
V
DD
3 = 3.0 to 3.6 V
鈥?Package: 224-pin fine-pitch FBGA
APPLICATIONS
鈥?/div>
Battery-driven portable information systems
鈥?/div>
Embedded controllers, etc.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. U15585EJ1V0DS00 (1st edition)
Date Published June 2002 N CP(K)
Printed in Japan
漏
2002

UPD30122F1-150-GA1相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！