鈥?/div>
High performance ULC family suitable for large-sized CPLDs and FPGAs
Conversion to 1,000,000 gates
Pin counts to over 976 pins
Any pin鈥搊ut matched due to limited number of dedicated pads
Full range of packages: DIP, SOIC, LCC/PLCC, PQFP/TQFP, BGA, PGA/PPGA
Low quiescent current: 0.3 nA/gate
Available in commercial and industrial grades
0.35 碌m Drawn CMOS, 3 and 4 Metal Layers
Library Optimised for Synthesis, Floor Plan & Automatic Test Pattern
Generation (ATPG)
High Speed Performances:
鈥?150 ps Typical Gate Delay @3.3V
鈥?Typical 600 MHz Toggle Frequency @3.3V
鈥?Typical 360 MHz Toggle Frequency @2.5V
High System Frequency Skew Control:
鈥?Clock Tree Synthesis Software
Low Power Consumption:
鈥?0.25
碌
W/Gate/ MHz @3.3V
鈥?0.18
碌W
/Gate/ MHz @2.5V
Power on Reset
Standard 2, 4, 6, 8,10, 12 and 18mA I/Os
CMOS/TTL/PCI Interface
ESD (2 kV) and Latch-up Protected I/O
High Noise & EMC Immunity:
鈥?I/O with Slew Rate Control
鈥?Internal Decoupling
鈥?Signal Filtering between Periphery & Core
0.35
碌m
ULC
Series
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
UA1
Description
The UA1 series of ULCs is well suited for conversion of large sized CPLDs and
FPGAs. Devices are implemented in high鈥損erformance CMOS technology with
0.35碌m (drawn) channel lengths, and are capable of supporting flip鈥揻lop toggle rates
of 200 MHz at 3.3V and 180 MHz at 2.5V, and input to output delays as fast as 150ps
at 3.3V. The architecture of the UA1 series allows for efficient conversion of many PLD
architecture and FPGA device types with higher IO count. A compact RAM cell, along
with the large number of available gates allows the implementation of RAM in FPGA
architectures that support this feature, as well as JTAG boundary鈥搒can and scan鈥?/div>
path testing.
Conversion to the UA1 series of ULC can provide a significant reduction in operating
power when compared to the original PLD or FPGA. This is especially true when
compared to many PLD and CPLD architecture devices, which typically consume
100mA or more even when not being clocked. The UA1 series has a very low
standby consumption of 0.3nA/gate typically commercial temperature, which would
yield a standby current of 42碌A(chǔ) on a 144,000 gates design. Operating consumption is
a strict function of clock frequency, which typically results in a power reduction of 50%
to 90% depending on the device being compared.
The UA1 series provides several options for output buffers, including a variety of drive
levels up to 18mA. Schmitt trigger inputs are also an option. A number of techniques
are used for improved noise immunity and reduced EMC emissions, including: several
independent power supply busses and internal decoupling for isolation; slew rate lim-
ited outputs are also available if required. The UA1 series is designed to allow
conversion of high performance 3.3V devices as well as 2.5V devices.
Rev. B 鈥?05-Dec-01
1
UA1相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
UA1 [Updated 12/01. 8 Pages] FPGA Conversion ULC
ETC
-
英文版
0.35 um ULC Series with Embedded DPRAM
-
英文版
0.35 um ULC Series with Embedded DPRAM
ATMEL [ATM...
-
英文版
SUPER BETA OPERATIONAL AMPLIFIERS
ETC [ETC]
-
英文版
ETC
-
英文版
ETC
-
英文版
ASIC
ETC
-
英文版
LOW FREQUENCY POWER AMPLIFIER
UTC-IC
-
英文版
LOW FREQUENCY POWER AMPLIFIER
UTC [Uniso...
-
英文版
AUFNEHMER UNIVERSAL 10 ML
ETC
-
英文版
SUPER BETA OPERATIONAL AMPLIFIERS
ETC [ETC]
-
英文版
ASIC
ETC
-
英文版
ASIC
ETC
-
英文版
ASIC
ETC
-
英文版
ASIC
ETC
-
英文版
ASIC
ETC
-
英文版
ASIC
ETC
-
英文版
ASIC
ETC
-
英文版
ETC
-
英文版
4-CH MOTOR DRIVER FOR PORTABLE CD PLAYERS
UTC-IC
1
2
3
4
5
6
7
8
