XBERT Device
Bit Error Rate Generator Receiver
TXC-06125
DATA SHEET
FEATURES
鈥?Bit-serial, nibble-parallel, and byte-parallel
interface capability, selectable via control bits
鈥?Transmit and receive clock rate: 100 Hz to 78
MHz for serial, nibble, byte I/O (all telecom rates
up to OC-12/STM-4)
鈥?Test patterns at up to 622 Mbit/s using byte-
parallel interface and some external circuitry
鈥?2
15
- 1, 2
20
- 1, 2
20
- 1 QRSS and 2
23
- 1
pseudo-random generators and detectors
鈥?Fixed word test generator and detector
- All ones
- All zeros
- Alternate 1/0 pattern
- Alternate 11/00 pattern
鈥?Microprocessor-programmable test word
generator and detector (1 to 4 bytes)
鈥?Error generators (single, or 10
-3
and 10
-6
BER)
鈥?Bit error counter and clock counter (24 bits
each)
鈥?44-pin plastic leaded chip carrier
DESCRIPTION
The Bit Error Rate Generator/Receiver (XBERT) VLSI
device is a microprocessor-programmable multi-rate
test pattern generator and receiver on a single chip. It is
used for testing the performance of digital communica-
tion circuits and communication links. It provides a bit-
serial, nibble-parallel or byte-parallel interface, and is
capable of operating in a burst data mode by using
external signals to enable/disable the transmit and
receive clocks. The XBERT generates and analyzes
pseudo-random patterns, 鏗亁ed words, or programmable
words. Four pseudo-random test patterns are provided:
2
15
- 1, 2
20
- 1, 2
20
- 1 with zero suppression (Quasi-
Random Signal Source, not available in byte-parallel
mode), and 2
23
- 1. The 鏗亁ed word mode generates and
analyzes all zeros, all ones, alternate one/zero pattern
or a double alternate one/zero (1100) pattern. The pro-
grammable mode allows a choice of one to four bytes
written by the microprocessor.
APPLICATIONS
鈥?Transmission and switching systems
鈥?Data communications
鈥?Test equipment
鈥?Remote testing and fault isolation
鈥?Embedded test for proprietary framing algorithms
鈥?Embedded test for secure lines
+5V
Receive
Serial/Nibble/Byte
Data, Clock &
Enable Signal
Transmit Clock &
Enable Signal
Transmit
Serial/Nibble/Byte
Data & Clock
XBERT
Bit Error Rate
Generator/Receiver
TXC-06125
Microprocessor
Interface
Copyright
漏
1995 TranSwitch Corporation.
TXC, TranSwitch and XBERT are registered
trademarks of TranSwitch Corporation.
Document Number:
TXC-06125-MB
Ed. 3, August 1995
TranSwitch Corporation
鈥?/div>
8 Progress Drive
鈥?/div>
Shelton, CT 06484
鈥?/div>
USA
鈥?/div>
Tel: 203-929-8810
next
TXC-06125-ACPL相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250
ETC
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250
ETC [ETC]
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecomm/Datacomm
ETC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecomm/Datacomm
ETC
-
英文版
Telecomm/Datacomm
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250C
ETC [ETC]
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
Telecommunication IC
ETC