鈩?/div>
-3 Device
Ethernet into STS-3/STM-1 SONET/SDH Mapper
TXC-04226
PRODUCT INFORMATION
FEATURES
鈥?Supports up to eight 10/100 Mbit/s Ethernet ports, each using a
SMII interface
鈥?Supports a single 1000 Mbit/s Ethernet port, using a parallel
GMII interface (pin shared with SMII interfaces)
鈥?Supports Ethernet Management interface for control and
configuration of externally connected PHYs.
鈥?Supports IEEE 802.3 flow control and management statistics
(RMON) on 10/100/1000 Mbit/s Ethernet ports
鈥?Supports Ethernet frame encapsulation/decapsulation
protocols:
鈥?ITU-T G.7041, Generic Framing Procedure (GFP)
鈥?ITU-T X.86/X.85, Link Access Procedure SDH (LAPS)
鈥?ITU-T Q.922, Link Access Procedure Frame Mode (LAPF)
鈥?Performs mapping/demapping of encapsulated Ethernet frames
into/from low order (VT1.5 SPE/VC-12) and high order
(STS-1 SPE/VC-3) virtual concatenated payloads
鈥?Performs mapping/demapping of encapsulated Ethernet frames
into/from a single contiguous concatenated (STS-3c-SPE/
VC-4) payload
鈥?Supports optional LCAS processing (per ITU-T G.7042) for
low and high order virtual concatenated payloads
鈥?Glueless memory interface to external 64/128Mb SDRAMs
鈥?Supports 84/63 VT/TU Low Order POH and Pointer
processing
鈥?Supports High Order POH processing for STS-1/VC-3/
STS-3c/VC-4
鈥?Byte-wide parallel Add and Drop Telecom Bus interfaces
鈥?Supports per-port Ethernet side and SONET/SDH system side
loopback for system level diagnostics
鈥?16-bit wide microprocessor interface, selectable between
Motorola or Intel
鈥?Boundary scan (IEEE 1149.1 standard)
鈥?+ 3.3V and +1.8V power supplies, 5V tolerant I/O leads
鈥?256-lead plastic ball grid array package (27 mm x 27 mm)
DESCRIPTION
The EtherMap
鈩?/div>
-3 is a highly integrated device that provides for mapping of 10/
100/1000
Mbit/s
Ethernet into SONET/SDH STS-3/STM-1 Transport pay-
loads. The device supports connection for up to eight 10/100
Mbit/s
Ethernet
ports, using SMII interfaces, or a single 1000
Mbit/s
Ethernet port, using a GMII
interface. In the transmit direction, for each port, received Ethernet frames are
encapsulated using either GFP, LAPS or LAPF protocol. The encapsulated
Ethernet frames are then mapped into a configurable number of virtual concat-
enated low and high order payloads, such as VT1.5 SPE/VC-12/STS-1 SPE/
VC-3, or a contiguous concatenated payload such as STS-3c SPE/VC-4. For
both low and high order payloads, the required SONET/SDH POH bytes are
generated and output using a byte-wide parallel interface in the TranSwitch Tele-
com Bus format. The EtherMap-3 supports Drop bus and Add bus timing modes.
In the receive direction, for each Ethernet port, a configurable number of low and
high order payloads are terminated, with complete POH byte processing for vir-
tual or contiguous concatenated payloads. Using an external SDRAM, align-
ment and differential delay compensation for the received low and high order
virtual concatenated payloads is performed. The Ethernet frames are then decap-
sulated using GFP, LAPS or LAPF protocol and forwarded to each Ethernet port.
For both low and high order virtual concatenated payloads, optional standards
based LCAS processing is provided to allow hitless dynamic bandwidth adjust-
ments.
In addition to support for full-rate Ethernet transfer, over-subscribed Ethernet
transfers are also supported using back pressure mechanisms in order to pre-
vents frame loss.
APPLICATIONS
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
SONET/SDH add/drop and terminal multiplexers
Multi-service access platforms
Next generation Ethernet switches
IP DSLAMS
Integrated access devices
TELECOM BUS SIDE
+1.8V
+3.3V
HO/LO HO/LO
RING POH
Ports
Ports
Controls
CLOCKS
(SONET/SDH Ref,
System, One Sec.)
ETHERNET LINE SIDE
EtherMap-3
DROP Bus
Ethernet into STS-3/STM-1
SONET/SDH Mapper
ADD Bus
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
10/100 Mbit/s SMII (Port 1)
/ 1000 Mbit/s GMII
TXC-04226
10/100 Mbit/s SMII (Port 8)
Microprocessor
Interface
SDRAM
Interface
Boundary
Ethernet
Scan
Management
Interface
Copyright
餂?/div>
2002 TranSwitch Corporation
EtherMap is a trademark of TranSwitch Corporation
TranSwitch and TXC are registered trademarks of TranSwitch Corporation
Document Number:
TXC-04226-MC
Ed. 1, January 2002
TranSwitch Corporation
鈥?/div>
3 Enterprise Drive
鈥?/div>
Shelton, Connecticut 06484
Tel: 203-929-8810
鈥?/div>
Fax: 203-926-9453
鈥?/div>
www.transwitch.com
鈥?/div>
USA
Proprietary TranSwitch Corporation Information for use Solely by its Customers
TXC-04226相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250
ETC
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250
ETC [ETC]
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecomm/Datacomm
ETC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecomm/Datacomm
ETC
-
英文版
Telecomm/Datacomm
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250C
ETC [ETC]
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
Telecommunication IC
ETC
1
2
