E123MUX Device
E1/E2/E3 MUX/DEMUX
TXC-03361
DATA SHEET
FEATURES
鈥?E1 (2048 kbit/s) multiplexer/demultiplexer for
ITU-T Recommendations:
G.742 (8448 kbit/s E2 frame format)
G.751 (34368 kbit/s E3 frame format)
鈥?Multiplexer/demultiplexer converts:
16 E1s to/from 1 E3 (E13 skip mux), or
16 E1s to/from 4 E2s, or
4 E2s to/from 1 E3 (E12/E23 split mux)
鈥?Counters for bipolar violations, frame errors and
loss of frame conditions
鈥?E1 digital phase-locked loop circuits with bypass
option
鈥?Test features:
PRBS generator and analyzer for E1 channels
Local/Remote Loopbacks for E1, E2 or E3
channels
Corrupt frame generation for E2 and E3 frames
鈥?E2 and E3 bit error rate indications
鈥?E1 and E3 line side interfaces are selectable as
positive and negative rail or NRZ with external
loss of signal indication on negative input pin
鈥?Microprocessor input/output bus provides
multiplexed, Intel or Motorola interfaces
鈥?Test access port for boundary scan
鈥?Single +5 volt,
鹵5
% power supply
鈥?208-pin plastic quad flat package
DESCRIPTION
The E123MUX is a CMOS VLSI device that provides the
E13 functions needed to multiplex and demultiplex 16 inde-
pendent E1 signals to and from an E3 signal that conforms
to the ITU-T G.751 Recommendation. The E1 and E3 sig-
nal interfaces can be either dual unipolar (rail) or NRZ. Dig-
ital phase-locked loop circuits are provided for the received
E1 signals, but they may be bypassed.
The E123MUX can also be configured to operate as an E12
or E23 multiplexer and demultiplexer. Sixteen E1 signals
can be multiplexed and demultiplexed to and from four E2
signals that conform to the ITU-T G.742 Recommendation.
Alternatively, four E2 signals can multiplexed and demulti-
plexed to and from one E3 signal. The E2 signal interfaces
are NRZ only. The E123MUX uses memory locations for
setting control bits and reporting status information. The
status bits have maskable interrupt control bits.
APPLICATIONS
鈥?Single-board E13 multiplexer
鈥?Compact add/drop multiplexer
鈥?DCS and EDSX systems
鈥?CSU/DSU equipment
LINE SIDE
Receive
Transmit
Receive
Transmit
+5V
3
3
TERMINAL SIDE
E3 Clock & Data
E123MUX
E1/E2/E3
MUX/DEMUX
TXC-03361
24
4
5
3
3
Receive E1 Clock & Data
Transmit (x 16 channels)
2
2
2
2
E2 Clock & Data
(x 4 channels)
Receive E2 Clock & Data
Transmit (x 4 channels)
Microprocessor Interface
selection and I/O bus
Test
Access
Port
Control and
clock inputs
Document Number:
TXC-03361-MB
Ed. 7, April 2001
Copyright
餂?/div>
2001 TranSwitch Corporation
E123MUX is a trademark of TranSwitch Corporation
TranSwitch and TXC are registered trademarks of TranSwitch Corporation
TranSwitch Corporation
鈥?/div>
3 Enterprise Drive
鈥?/div>
Shelton, Connecticut 06484
Tel: 203-929-8810
鈥?/div>
Fax: 203-926-9453
鈥?/div>
www.transwitch.com
鈥?/div>
USA
Proprietary TranSwitch Corporation Information for use Solely by its Customers
next
TXC-03361AIPQ相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250
ETC
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250
ETC [ETC]
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecomm/Datacomm
ETC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecomm/Datacomm
ETC
-
英文版
Telecomm/Datacomm
-
英文版
MRT Device 6-,8-,34-Mbit Line Interface TXC-0250C
ETC [ETC]
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
PCM Receiver
ETC
-
英文版
PCM Receiver
-
英文版
Telecommunication IC
ETC