鈮?/div>
36425
>
36425
T01, T02 ,T03, T04, T05, T06
T02 ,T03, T04, T05, T06
Errata Descriptions
1. UART/Reception in Modes 1, 2 and 3/UART False Start Bits Detection
When a false start bit occurs on the UART, some UART internal signals are not reset.
Then when a real start bit occurs, the sampling is shifted.
Workaround
None.
2. During UART Reception, Clearing REN May Generate Unexpected IT
During UART reception, if the REN bit is clear between a start bit detection and the
end of reception, the UART will not discard the data (RI is set).
Workaround
Test REN at the beginning of Interrupt routine just after CLR RI, and run the Interrupt
routine code only if REN is set.
3. JBC/Double IT When External IT Occurs During JBC Instruction
On polling algorithm in ISR on IE1 or IE0, when the external IT appears during JBC
instruction, the flag is not cleared. On the next JBC instruction another IT is pending.
Therefore, the same IT is seen twice.
Workaround
Use JB Instruction instead of JBC instruction to test bit and CLR instruction to clear
it.n twice.
Rev. 4154C鈥?051鈥?4/03
1