Data Sheet
March 28, 2002
TRCV0110G 10 Gbits/s Limiting Amplifier
Clock Recovery, 1:16 Data Demultiplexer
Features
s
Applications
s
s
s
s
Integrated limiting amplifier with 8 mV sensitivity at
1 x 10
鈥?0
bit error rate (BER)
Integrated clock recovery and 1:16 data demulti-
plexer (deMUX)
Supports standard OC-192/STM-64 data rate of
9.9532 Gbits/s up through forward error correction
(FEC) rate of 10.709 Gbits/s as well as Ethernet
rate of 10.3 Gbits/s
Single 3.3 V power supply
Additional high-speed data input for system loop-
back operation
Standard low-voltage differential signaling (LVDS)
deMUX data and clock outputs
CMOS I/Os compatible with LVTTL signaling
Available in a 177-ball CBGA package
Jitter tolerance compliant with the following:
鈥?/div>
Telcordia Technologies鈩?/div>
GR-253 CORE
鈥?ITU-T G.825
鈥?ITU-T G.958
SONET/SDH optical modules
SONET/SDH line termination equipment
SONET/SDH test equipment
Ethernet 10 Gbit physical layer applications
s
s
Description
The Agere Systems Inc. TRCV0110G device
integrates a limiting amplifier combined with a clock
recovery circuit that feeds a data deMUX for use in
10 Gbits/s high-speed communications systems.
Additional features include an auxiliary clock output
and a reference clock input that can be either divided
by 16 or divided by 64. The TRCV0110G can be
operated within the standard OC192/STM64 data
rate of 9.9532 GHz and the FEC rate of 10.7092
Gbits/s.
s
s
s
s
s
s
next