音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TQ8105 Datasheet

  • TQ8105

  • SONET/SDH Transceivers

  • 19頁

  • TRIQUINT

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R, I N C .
SONET/SDH
Overhead
Processor
TQ8105
or
TQ8106
SONET/SDH
Transceiver
Rx O/E
with
CDR
Tx O/E
TQ8105/8106
PRELIMINARY DATA SHEET
TELECOM
PRODUCTS
Reference
Clock
SONET/SDH
Transceivers
Features
SONET/SDH
Overhead
Processor
TQ8106
SONET/SDH
Transceiver
with CDR
Rx O/E
Tx O/E
鈥?Single-chip, byte-wide Mux,
Demux, Framer, and Tx clock-
synthesis PLL with enhanced
diagnostics
鈥?TQ8106 includes monolithic
Clock and Data Recovery
鈥?SONET/SDH/ATM compliant for
STS-12/STM-4 (622 Mb/s) or
STS-3/STM-1 (155 Mb/s) rates
鈥?155.52, 77.76, 51.84, 38.88, or
19.44 MHz reference clock inputs
with TTL, PECL, or ECL level
鈥?38.88 MHz and 51.84 MHz clock
outputs for UTOPIA as well as
byte clock rate (77.76 or 19.44 MHz)
鈥?External RC-based loop filters
鈥?Integrated loopbacks with
enhanced line and reference
clock diagnostics
鈥?Direct-coupled standard, PECL,
high-speed I/O with ECL option
鈥?Clean TTL interface to
PMC-Sierra devices
鈥?100-pin 14x14 mm JEDEC
plastic package
鈥?+5V-only supply for PECL I/O
(鈥?.2V required for ECL I/O option)
鈥?鈥?0 to +125
擄
C case operating
temperature
The TQ8105/TQ8106 are SONET/SDH transceivers that integrate
multiplexing, demultiplexing, SONET/SDH framing, clock-synthesis PLL, and
enhanced line and clock diagnostic functions into a single monolithic device.
The TQ8106 is a pin-compatible upgrade of the TQ8105 that includes a
Clock and Data Recovery (CDR) function. The TQ8105 and TQ8106 allow
maximum flexibility in the selection of internal/external Clock and Data
Recovery, Opto-Electronic (O/E) Module, and Reference Clock Sources.
On-chip PLLs use external RC-based loop filters to allow custom tailoring of
loop response and support the wide range of reference clock frequencies
found in SONET/SDH/ATM systems. For transmit clock synthesis or for CDR,
the PLLs exceed ANSI, Bellcore, and ITU jitter specifications for systems
when combined with industry-typical O/E devices such as Sumitomo, AT&T,
HP, and AMP. The TQ8105/TQ8106 PLLs provide byte clocks and constant-
rate 38.88 MHz and 51.84 MHz, synthesized clock outputs, providing
clocking for UTOPIA and other system busses. Transmit data may also be
clocked into the devices with respect to the reference clock.
Operating from a single +5V supply, the TQ8105/TQ8106 provides fully
compliant functionality and performance, utilizing direct-connected PECL
levels (differential or single-ended) for high-speed I/O. As compared to AC-
coupled schemes, the direct-coupled connections reduce jitter and
switching-level offsets due to data patterns. The TQ8105/TQ8106 can also
provide direct connection to high-speed I/O utilizing ECL levels with a 鈥?V
supply. Low-speed bus, control, and clock I/O utilize TTL levels. (An ECL/
PECL reference clock input is also provided; at 155.52 MHz the input should
be only PECL/ECL.) Output TTL pins can be tristated and may also be
configured for V
OH
with a 3.3V supply connection.
For additional information and latest specifications, see our website:
www.triquint.com
1

TQ8105相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！