T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R, I N C .
TQ8101C
The TQ8101C is a SONET/SDH transceiver that integrates Multiplexing,
Demultiplexing, SONET/SDH Framing, clock synthesis PLL (MDFP), and
loopback functions in a single monolithic integrated circuit. Implementation
with the TQ8101C requires only a simple external RC loop filter and standard
TTL and ECL power supplies. For optimal performance, the TQ8101C MDFP
is packaged in a 68-pin multilayer ceramic (MLC) surface-mount package
with an integral CuW heat spreader. The TQ8101C provides an integrated
solution for physical interfaces intended for use in STS-12/STM-4
(622.08-Mb/s) and STS-3/STM-1 (155.52-Mb/s) SONET/SDH systems.
The TQ8101C meets ANSI, Bellcore, and ITU requirements for a SONET/
SDH device. With a 51.84-MHz reference clock, the phase-locked loop
(PLL) provides 77.76-MHz or 19.44-MHz output for the multiplexer and
77.76-MHz or 19.44-MHz and 51.84-MHz output for the demultiplexer.
Typical SONET/SDH system applications for the TQ8101C include:
TELECOM
PRODUCTS
622/155 Mb/s
SONET/SDH MDFP
Features
鈥?Byte-wide Multiplexing,
Demultiplexing, Framing, and
PLL (MDFP) in one device
鈥?Choice of STS-12/STM-4 or
STS-3/STM-1 transmission rates
鈥?Configurable master or slave
reference clock generation and
PLL bypass for external clocking
鈥?77.76 MHz or 19.44 MHz output
for the multiplexer; 77.76 MHz or
19.44 MHz and 51.84 MHz
output for the demultiplexer
鈥?External RC loop filter
鈥?Pass-through mode and three
loopback modes for enhanced
filed diagnostics
鈥?Frame-synchronous and byte-
aligned demultiplexer output,
compliant with SONET and SDH
鈥?Search, detect, and recovery of
framing on out-of-frame input
鈥?Standard TTL and differential or
single-ended ECL I/O (except TXCK)
鈥?Tristate TTL output for factory
circuit-board testability
鈥?68-pin TriQuint MLC controlled-Z
surface-mount package with
integral heat spreader
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Transmission system transport cards
Switch and cross-connect line cards
Repeaters
ATM physical layer interfaces
Test equipment
Add/drop multiplexers
Figure 1. Logical Application
TQ8101C
MDFP
MXDT(7:0)
DXDT(7:0)
OOF
MXCK0
DXSYNC
DXCK
O/E Rx +
TQ8103
CDR OC-3 or OC-12
Driver
and
LASER OC-3 or OC-12
600
鈩?/div>
0.68
碌F
V
EE
PM5312
or
PM5355
STTX
S/UNI-622
TOUT(7:0)
RIN(7:0)
OHFP
OOF
TCLK
RIFP
RICLK
CNTL(3:0)
8-bit data
8-bit data
OOF fix*
51.84 MHz
CMOS OSC
*Contact PMC-Sierra for
application note.
鈥?/div>
Dual-supply operation (+5V, 鈥?.2V)
鈥?/div>
Low power dissipation (2.3W nom.)
For additional information and latest specifications, see our website:
www.triquint.com
1
next
TQ8101C相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
622 Mb/s Clock & Data Recovery
TRIQUINT
-
英文版
622 Mb/s Clock & Data Recovery
TRIQUINT [...
-
英文版
SONET/SDH Transceivers
TRIQUINT
-
英文版
SONET/SDH Transceivers
TRIQUINT [...
-
英文版
SONET/SDH Transceivers
TRIQUINT
-
英文版
SONET/SDH Transceivers
TRIQUINT [...
-
英文版
622/155 Mb/s SONET/SDH MDFP
TRIQUINT
-
英文版
622/155 Mb/s SONET/SDH MDFP
TRIQUINT [...
-
英文版
Clock/Data Recovery
ETC
-
英文版
Clock/Data Recovery
-
英文版
ATM Processor
ETC
-
英文版
ATM Processor