鈩?/div>
processors
MUX
3
2
MUX
1
NC
28
NC
27
NC
26
22
23
24
25
AGND
EVDD
PDR2
QN
PDR1
GND
Q
TriQuint鈥檚 TQ2061 is a high-frequency clock generator. It utilizes a 25 MHz
to 35 MHz TTL input to generate a 500 MHz to 700 MHz PECL output. The
TQ2061 has a completely self-contained Phase-Locked Loop (PLL) running
at 500 MHz to 700 MHz. This stable PLL allows for a low period-to-period
output jitter of 70 ps (max), and enables tight duty cycle control of 55% to
45% (worst case).
The TQ2061 provides optional 200-ohm on-chip pull-down resistors which
are useful if the output is AC-coupled to the device being driven. In order
to use these resistors, pin 20 (PDR2) should be connected to pin 21 (QN),
and pin 23 (PDR1) should be connected to pin 22 (Q).
Various test modes on the chip simplify debug and testing of systems by
slowing the clock output or by bypassing the PLL.
For additional information and latest specifications, see our website:
www.triquint.com
1
SYSTEM TIMING
PRODUCTS