音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TPIC6B596 Datasheet

  • TPIC6B596

  • POWER LOGIC 8-BIT SHIFT REGISTER

  • 11頁

  • TI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

TPIC6B596
POWER LOGIC 8-BIT SHIFT REGISTER
SLIS095 鈥?MARCH 2000
D
D
D
D
D
D
D
D
Low r
DS(on)
. . . 5
鈩?/div>
Avalanche Energy . . . 30 mJ
Eight Power DMOS-Transistor Outputs of
150-mA Continuous Current
500-mA Typical Current-Limiting Capability
Output Clamp Voltage . . . 50 V
Enhanced Cascading for Multiple Stages
All Registers Cleared With Single Input
Low Power Consumption
DW OR N PACKAGE
(TOP VIEW)
description
The TPIC6B596 is a monolithic, high-voltage,
medium-current power 8-bit shift register
designed for use in systems that require relatively
high load power. The device contains a built-in
voltage clamp on the outputs for inductive
transient protection. Power driver applications
include relays, solenoids, and other medium-
current or high-voltage loads.
NC
V
CC
SER IN
DRAIN0
DRAIN1
DRAIN2
DRAIN3
SRCLR
G
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
NC
GND
SER OUT
DRAIN7
DRAIN6
DRAIN5
DRAIN4
SRCK
RCK
GND
NC 鈥?No internal connection
logic symbol
鈥?/div>
G
RCK
SRCLR
SRCK
9
12
8
13
R
EN3
C2
SRG8
C1
This device contains an 8-bit serial-in, parallel-out
4
3
DRAIN0
2
1D
SER IN
shift register that feeds an 8-bit D-type storage
5
register. Data transfers through both the shift and
DRAIN1
6
storage registers on the rising edge of the
DRAIN2
7
shift-register clock (SRCK) and the register clock
DRAIN3
(RCK), respectively. The storage register
14
DRAIN4
transfers data to the output buffer when shift-
15
DRAIN5
register clear (SRCLR) is high. When SRCLR is
16
low, all registers in the device are cleared. When
DRAIN6
17
output enable (G) is held high, all data in the
DRAIN7
2
18
output buffers is held low and all drain outputs are
SER OUT
off. When G is held low, data from the storage
register is transparent to the output buffers. When
鈥?This symbol is in accordance with ANSI/IEEE Std 91-1984
data in the output buffers is low, the DMOS-
and IEC Publication 617-12.
transistor outputs are off. When data is high, the
DMOS-transistor outputs have sink-current capability. The serial output (SER OUT) is clocked out of the device
on the falling edge of SRCK to provide additional hold time for cascaded applications. This will provide improved
performance for applications where clock signals may be skewed, devices are not located near one another,
or the system must tolerate electromagnetic interference.
Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-
current capability. Each output provides a 500-mA typical current limit at T
C
= 25擄C. The current limit decreases
as the junction temperature increases for additional device protection.
The TPIC6B596 is characterized for operation over the operating case temperature range of 鈥?40擄C to 125擄C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
2000, Texas Instruments Incorporated
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
1

TPIC6B596相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!