鈥?/div>
1 Standard-Resolution Pin
鈥?High-Resolution Share Feature (XOR)
鈥?HET RAM (64-Instruction Capacity)
10-Bit Multi-Buffered ADC (MibADC)
8-Channel
鈥?64-Word FIFO Buffer
鈥?Single- or Continuous-Conversion Modes
鈥?1.55
碌s
Minimum Sample and Conversion
Time
鈥?Calibration Mode and Self-Test Features
Six External Interrupts
Flexible Interrupt Handling
5 Dedicated General-Purpose I/O (GIO) Pins, 1
Input-Only GIO Pin, and 34 Additional
Peripheral I/Os
External Clock Prescale (ECP) Module
鈥?Programmable Low-Frequency External
Clock (CLK)
On-Chip Scan-Base Emulation Logic, IEEE
Standard 1149.1
(1)
(JTAG) Test-Access Port
80-Pin Plastic Low-Profile Quad Flatpack (PN
Suffix)