音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

TMS320C6713GDPA200 Datasheet

  • TMS320C6713GDPA200

  • FLOATING-POINT DIGITAL SIGNAL PROCESSORS

  • 150頁

  • TI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

TMS320C6713, TMS320C6713B
FLOATING-POINT DIGITAL SIGNAL PROCESSORS
SPRS186I
鈭?/div>
DECEMBER 2001
鈭?/div>
REVISED MAY 2004
D
Highest-Performance Floating-Point Digital
D
D
D
D
D
D
Signal Processors (DSPs): C6713/C6713B
鈭?/div>
Eight 32-Bit Instructions/Cycle
鈭?/div>
32/64-Bit Data Word
鈭?/div>
300-, 225-, 200-MHz (GDP), and 200-,
167-MHz (PYP) Clock Rates
鈭?/div>
3.3-, 4.4-, 5-, 6-Instruction Cycle Times
鈭?/div>
2400/1800, 1800 /1350 , 1600 /1200 , and
1336 /1000 MIPS /MFLOPS
鈭?/div>
Rich Peripheral Set, Optimized for Audio
鈭?/div>
Highly Optimized C/C++ Compiler
Advanced Very Long Instruction Word
(VLIW) TMS320C67x錚?DSP Core
鈭?/div>
Eight Independent Functional Units:
鈭?/div>
Two ALUs (Fixed-Point)
鈭?/div>
Four ALUs (Floating- and Fixed-Point)
鈭?/div>
Two Multipliers (Floating- and
Fixed-Point)
鈭?/div>
Load-Store Architecture With 32 32-Bit
General-Purpose Registers
鈭?/div>
Instruction Packing Reduces Code Size
鈭?/div>
All Instructions Conditional
Instruction Set Features
鈭?/div>
Native Instructions for IEEE 754
鈭?/div>
Single- and Double-Precision
鈭?/div>
Byte-Addressable (8-, 16-, 32-Bit Data)
鈭?/div>
8-Bit Overflow Protection
鈭?/div>
Saturation; Bit-Field Extract, Set, Clear;
Bit-Counting; Normalization
L1/L2 Memory Architecture
鈭?/div>
4K-Byte L1P Program Cache
(Direct-Mapped)
鈭?/div>
4K-Byte L1D Data Cache (2-Way)
鈭?/div>
256K-Byte L2 Memory Total: 64K-Byte
L2 Unified Cache/Mapped RAM, and
192K-Byte Additional L2 Mapped RAM
Device Configuration
鈭?/div>
Boot Mode: HPI, 8-, 16-, 32-Bit ROM Boot
鈭?/div>
Endianness: Little Endian, Big Endian
32-Bit External Memory Interface (EMIF)
鈭?/div>
Glueless Interface to SRAM, EPROM,
Flash, SBSRAM, and SDRAM
鈭?/div>
512M-Byte Total Addressable External
Memory Space
Enhanced Direct-Memory-Access (EDMA)
Controller (16 Independent Channels)
D
16-Bit Host-Port Interface (HPI)
D
Two Multichannel Audio Serial Ports
D
D
D
D
D
D
D
D
D
D
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TMS320C67x and PowerPAD are trademarks of Texas Instruments.
I
2
C Bus is a trademark of Philips Electronics N.V. Corporation
All trademarks are the property of their respective owners.
鈥?/div>
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
鈥?/div>
These values are compatible with existing 1.26V designs.
This document contains information on products in more than one phase
of development. The status of each device is indicated on the page(s)
specifying its electrical characteristics.
(McASPs)
鈭?/div>
Two Independent Clock Zones Each
(1 TX and 1 RX)
鈭?/div>
Eight Serial Data Pins Per Port:
Individually Assignable to any of the
Clock Zones
鈭?/div>
Each Clock Zone Includes:
鈭?/div>
Programmable Clock Generator
鈭?/div>
Programmable Frame Sync Generator
鈭?/div>
TDM Streams From 2-32 Time Slots
鈭?/div>
Support for Slot Size:
8, 12, 16, 20, 24, 28, 32 Bits
鈭?/div>
Data Formatter for Bit Manipulation
鈭?/div>
Wide Variety of I2S and Similar Bit
Stream Formats
鈭?/div>
Integrated Digital Audio Interface
Transmitter (DIT) Supports:
鈭?/div>
S/PDIF, IEC60958-1, AES-3, CP-430
Formats
鈭?/div>
Up to 16 transmit pins
鈭?/div>
Enhanced Channel Status/User Data
鈭?/div>
Extensive Error Checking and Recovery
Two Inter-Integrated Circuit Bus (I
2
C Bus錚?
Multi-Master and Slave Interfaces
Two Multichannel Buffered Serial Ports:
鈭?/div>
Serial-Peripheral-Interface (SPI)
鈭?/div>
High-Speed TDM Interface
鈭?/div>
AC97 Interface
Two 32-Bit General-Purpose Timers
Dedicated GPIO Module With 16 pins
(External Interrupt Capable)
Flexible Phase-Locked-Loop (PLL) Based
Clock Generator Module
IEEE-1149.1 (JTAG
鈥?/div>
)
Boundary-Scan-Compatible
Package Options:
鈭?/div>
208-Pin PowerPAD錚?Plastic (Low-Profile)
Quad Flatpack (PYP)
鈭?/div>
272-Ball, Ball Grid Array Package (GDP)
0.13-碌m/6-Level Copper Metal Process
鈭?/div>
CMOS Technology
3.3-V I/Os, 1.2
鈥?/div>
-V Internal (GDP & PYP)
3.3-V I/Os, 1.4-V Internal (GDP) (300 MHz
only)
Copyright
錚?/div>
2004, Texas Instruments Incorporated
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈭?443
1

TMS320C6713GDPA200相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
    TI
  • 英文版
    SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
    TI [Texas ...
  • 英文版
    GRAPHICS SYSTEM PROCESSOR
    TI
  • 英文版
    Graphics Library
  • 英文版
    C Source Debugger User Guide
  • 英文版
    RADIO FREQUENCY I DENTIFICATION SYSTEMS
    TI
  • 英文版
    Family Simulator Getting Started Guide
  • 英文版
    Programming Tool Getting Started Guide
  • 英文版
    Microcontroller Family User抯 Guide
  • 英文版
    C Source Debugger User Guide
  • 英文版
    Microcontroller/Gang Programmer
  • 英文版
    DUAL 25-BIT STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    DUAL 25-BIT STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!