TMS320C6421_07 Datasheet

IC型號(hào)：
TMS320C6421_07
PDF描述：
Fixed-Point Digital Signal Processor
文件大?。?/label>
1834.33KB
PDF頁數(shù)：
227頁
芯片廠家：
TI

閱覽下載糾錯(cuò) 0

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227

www.ti.com

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346B 鈥?JANUARY 2007 鈥?REVISED APRIL 2007

1 TMS320C6421 Fixed-Point Digital Signal Processor

1.1 Features

鈥?/div>

High-Performance Digital Signal Processor

(C6421)

鈥?2.5-, 2.-, 1.67-ns Instruction Cycle Time

鈥?400-, 500-, 600-MHz C64x+鈩?Clock Rate

鈥?Eight 32-Bit C64x+ Instructions/Cycle

鈥?3200, 4000, 4800 MIPS

鈥?Fully Software-Compatible With C64x

鈥?Commercial and Extended Temperature

Ranges

VelociTI.2鈩?Extensions to VelociTI鈩?/div>

Advanced Very-Long-Instruction-Word (VLIW)

TMS320C64x+鈩?DSP Core

鈥?Eight Highly Independent Functional Units

With VelociTI.2 Extensions:

鈥?/div>

Six ALUs (32-/40-Bit), Each Supports

Single 32-Bit, Dual 16-Bit, or Quad 8-Bit

Arithmetic per Clock Cycle

鈥?/div>

Two Multipliers Support Four 16 x 16-Bit

Multiplies (32-Bit Results) per Clock

Cycle or Eight 8 x 8-Bit Multiplies (16-Bit

Results) per Clock Cycle

鈥?Load-Store Architecture With Non-Aligned

Support

鈥?64 32-Bit General-Purpose Registers

鈥?Instruction Packing Reduces Code Size

鈥?All Instructions Conditional

鈥?Additional C64x+鈩?Enhancements

鈥?/div>

Protected Mode Operation

鈥?/div>

Exceptions Support for Error Detection

and Program Redirection

鈥?/div>

Hardware Support for Modulo Loop

Auto-Focus Module Operation

C64x+ Instruction Set Features

鈥?Byte-Addressable (8-/16-/32-/64-Bit Data)

鈥?8-Bit Overflow Protection

鈥?Bit-Field Extract, Set, Clear

鈥?Normalization, Saturation, Bit-Counting

鈥?VelociTI.2 Increased Orthogonality

鈥?C64x+ Extensions

鈥?/div>

Compact 16-bit Instructions

鈥?/div>

Additional Instructions to Support

Complex Multiplies

鈥?/div>

C64x+ L1/L2 Memory Architecture

鈥?128K-Bit (16K-Byte) L1P Program

RAM/Cache [Flexible Allocation]

鈥?128K-Bit (16K-Byte) L1D Data RAM/Cache

[Flexible Allocation]

鈥?512K-Bit (64K-Byte) L2 Unified Mapped

RAM/Cache [Flexible Allocation]

Endianess: Supports Both Little Endian and

Big Endian

External Memory Interfaces (EMIFs)

鈥?16-Bit DDR2 SDRAM Memory Controller

With 128M-Byte Address Space (1.8-V I/O)

鈥?Asynchronous 8-Bit-Wide EMIF (EMIFA)

With up to 64M-Byte Address Reach

鈥?/div>

Flash Memory Interfaces

鈥?/div>

NOR (8-Bit-Wide Data)

鈥?/div>

NAND (8-Bit-Wide Data)

Enhanced Direct-Memory-Access (EDMA)

Controller (64 Independent Channels)

Two 64-Bit General-Purpose Timers (Each

Configurable as Two 32-Bit Timers)

One 64-Bit Watch Dog Timer

One UART With RTS and CTS Flow Control

Master/Slave Inter-Integrated Circuit

C Bus鈩?

Multichannel Buffered Serial Port (McBSP0)

鈥?I2S and TDM

鈥?AC97 Audio Codec Interface

鈥?SPI

鈥?Standard Voice Codec Interface (AIC12)

鈥?Telecom Interfaces 鈥?ST-Bus, H-100

鈥?128 Channel Mode

Multichannel Audio Serial Port (McASP0)

鈥?Four Serializers and SPDIF (DIT) Mode

16-Bit Host-Port Interface (HPI)

10/100 Mb/s Ethernet MAC (EMAC)

鈥?IEEE 802.3 Compliant

鈥?Supports Multiple Media Independent

Interfaces (MII, RMII)

鈥?Management Data I/O (MDIO) Module

鈥?/div>

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this document.

All trademarks are the property of their respective owners.

PRODUCT PREVIEW information concerns products in the

formative or design phase of development. Characteristic data and

other specifications are design goals. Texas Instruments reserves

the right to change or discontinue these products without notice.

PRODUCT PREVIEW

鈥?/div>

型號(hào)

版本

描述

廠商

下載
TMS320

英文版

SECOND-GENERATION DIGITAL SIGNAL PROCESSORS

TI

TMS320
TMS320

英文版

SECOND-GENERATION DIGITAL SIGNAL PROCESSORS

TI [Texas ...

TMS320
TMS340

英文版

GRAPHICS SYSTEM PROCESSOR

TI

TMS340
TMS340

英文版

Graphics Library

TMS340
TMS340

英文版

C Source Debugger User Guide

TMS340
TMS370

英文版

RADIO FREQUENCY I DENTIFICATION SYSTEMS

TI

TMS370
TMS370

英文版

Family Simulator Getting Started Guide

TMS370
TMS370

英文版

Programming Tool Getting Started Guide

TMS370
TMS370

英文版

Microcontroller Family User抯 Guide

TMS370
TMS370

英文版

C Source Debugger User Guide

TMS370
TMS370

英文版

Microcontroller/Gang Programmer

TMS370
TMS3000

英文版

DUAL 25-BIT STATIC SHIFT REGISTER

TI [Texas ...

TMS3000
TMS3001

英文版

DUAL 25-BIT STATIC SHIFT REGISTER

TI [Texas ...

TMS3001
TMS3120

英文版

QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

TI

TMS3120
TMS3120

英文版

QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

TI [Texas ...

TMS3120
TMS3121

英文版

QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

TI

TMS3121
TMS3121

英文版

QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

TI [Texas ...

TMS3121
TMS3122

英文版

HEX 32-BIT STATIC SHIFT REGISTERS

TI

TMS3122
TMS3122

英文版

HEX 32-BIT STATIC SHIFT REGISTERS

TI [Texas ...

TMS3122
TMS3123

英文版

HEX 32-BIT STATIC SHIFT REGISTERS

TI

TMS3123

TMS320C6421_07 Datasheet

PDF預(yù)覽

TMS320C6421_07相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

TMS320C6421_07 Datasheet

PDF預(yù)覽

TMS320C6421_07相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

建議反饋

PDF糾錯(cuò)X