鈥?/div>
-Compatible Scan-Based
Emulation
80- and 100-pin Small Thin Quad Flat
Packages (TQFPs), (PN and PZ Suffixes)
description
The TMS320C2xx generation of digital signal processors (DSPs) combines strong performance and great
flexibility to meet the needs of signal processing and control applications. The T320C2xLP core CPU that is the
basis of all 鈥機(jī)2xx devices has been optimized for high speed, small size, and low-power, making it ideal for
demanding applications in many markets. The CPU has an advanced, modified Harvard architecture with six
internal buses that permits tremendous parallelism and data throughput. The powerful 鈥機(jī)2xx instruction set
makes software development easy. And because the 鈥機(jī)2xx is code-compatible with the TMS320C2x and 鈥機(jī)5x
generations, your code investment is preserved. Around this core, 鈥機(jī)2xx-generation devices feature various
combinations of on-chip memory and peripherals. The serial ports provide easy communication with external
devices such as codecs, A/D converters, and other processors. Other peripherals that facilitate the control of
external devices include general-purpose I/O pins, a 20-bit timer, and a wait-state generator.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
鈥?IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
漏
1998, Texas Instruments Incorporated
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈥?443
1
next