鈻?/div>
Drops/Inserts section and line
overhead data bytes in the
receive/transmit direction onto an
external bus on both line side &
system side
Drops/Inserts Data
Communications Channel (DCC)
bytes D1-D3, D4-D12 on a serial link
Provides hardware assistance for
APS via K1 & K2 bytes. A separate
APS interrupt port is provided per
port for quad STS-192/STM-64
Supports external timing mode
Detects Severely Errored Framing
(SEF), Loss Of Signal (LOS), Loss
Of Frame (LOF), Loss Of Pointer
(LOP), and Loss Of Clock (LOC)
Monitors Line Alarm Indication
Signal (AIS-L), Line Remote Defect
Indication (RDI-L), and Line
Remote Error Indication (REI-L)
Handles section trace identifier
(J0) and path trace identifier (J1)
processing
Calculates, monitors, and counts
the Section BIP-8 (B1), Line BIP-8N
(B2), and Path BIP-8 (B3) errors
Titan 19244
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Supports BER algorithm for Signal
Fail (SF) and Signal Degrade (SD)
Supports Terminal Loopback and
Facility Loopback
Supports Path REI error counting
and Path RDI monitoring
Supports detection of path
unequipped and payload label
mismatch (Signal Label Mismatch)
Provides four 16-bit LVDS parallel
buses operating at 622 Mbit/s on
the line side for quad STS-192
Compliant with SFI-4 standard on
the Line Side Interface
Provides four 16-bit LVDS parallel
buses at 622 MHz (STS-192
SONET links) on the system side
Supports IEEE1149.1 JTAG testing
Supports a 32-bit MPC860
Motorola microprocessor
interface
Meets ITU G.707, GR-253,
GR-1377, and ANSI T1.105
1413-pin flip-chip BGA package
T i t a n
1 9 2 4 4
SONET/SDH Framer & Pointer Processor
N e v e r
s t o p
t h i n k i n g .
TITAN19244相關(guān)型號(hào)PDF文件下載
INFINEON
1
2
